




ADA 064059




DOC FILE COPY.

PRELIMINARY DESIGN OF A UNIVERSAL NETWORK INTERFACE DEVICE

THESIS

AFIT/GE/EE/78-41 Sam C. Sluzevich Capt USAF




Approved for public release; distribution unlimited.

JOSEPH P. HIPPS, Major, USAF * Director of Information

79 01 30 155

AFIT/GE/EE/78-41

PRELIMINARY DESIGN OF A UNIVERSAL
NETWORK INTERFACE DEVICE.



9 Master's THESIS,


Presented to the Faculty of the School of Engineering
of the Air Force Institute of Technology
Air Training Command
in Partial Fulfillment of the

Requirements for the Degree of

Master of Science

^-		by	
(10)	Sam C.	Sluzevich	B.S.E.E.
	Capt		USAF

Graduate Electrical Engineering



12274 p.

Approved for public release; distribution unlimited.

Preface

This report presents the preliminary design of a microprocessor based universal network interface device. In
developing this preliminary design, many decisions were
made without recommendations from the possible users of
such a device. It is hoped that the universal network
interface device project will continue and the users become
more involved in the continued design of such a device.
In this manner, the end product should provide a costeffective interface for application throughout the Department of Defense.

This thesis would not have been possible without the assistance of several people and their help is gratefully acknowledged. Dr. Lamont was an understanding and encouraging thesis advisor. Phyllis Reynolds' skillful typing improved the looks of this paper immeasurably. Most of all, I would like to thank my wife, Belinda, for her encouragement and understanding.

Contents

		F	age
Preface			ii
List of Figures			vii
List of Tables			×
Abstract	•		хi
I. Introduction	•		1
Background		•	2 2
			7
Approach	•	•	
Design Procedure	•	•	8
Overview of the Thesis	•	•	9
II. Requirements Definition			11
Universal Network Interface Device	•	•	11
Structured Analysis Activity Model		•	13
Universal Network Interface (A0)			16
Process Local Information (Al)			17
Receive Local to-be-Transmitted			
			18
Information (All)	•	•	20
Process to-be-transmitted	•	•	20
			21
Information (Al2)	•	•	
Transmit Information to Network (Al3).		•	22
Process Network Information (A2)		•	23
Receive Information from Network (A21)			24
Process Information from Network (A22)			26
Retransmit Network Information on			
Network (A23)			27
Retransmit Information to Local			
Receiver (A24)			28
Process Control Information (A243)			29
Transmit Information to Local	•	•	
Receiver (A244)			30
	•	•	
Requirements Definition Summary			31

						P	age
III.	System Design						32
	Design Dilemma				:		32 34
	Local Signal Characteristics						35
	I/O Port Requirements						37
	Network I/O Port Requirements . Local I/O Port Requirements	•	•	•	•	•	38
	Link Control Protocol	•	٠,	•	•	•	44
	runction Allocation	•	•	•	•	•	
	Processor Requirements	•	•	•	•	•	51
	System Design Phase Observations .	•	•	•	•	•	54
IV.	Hardware Selection and Design		•	•	•		55
	Processor Selection		•			•	55
	Processor Board						59
	Processor Board						60
	Input Card						61
	RS-232C Requirements						61
	Functional Requirements						62
	Peripheral I/O Port Design						63
	Input Board Processor Interface						65
	Z80A Processor Interrupt Modes .						66
	Z80A Interrupt Acknowledgement .						67
	Z80 Daisy Chain						68
	M8214 Priority Interrupt Device						70 74
	I/O Addressing	•	•	•	•	•	76
	Data Bus Bullering	•	•	•	•	•	/0
	Network Card	•	•	•	•	٠	79
	Network Transmission Speed						79
	Word Storage Through DMA						80
	Network Card With DMA						81
	Network Card Device Selection .						82
	Network Card Design					•	83
	Data Bus Control Design	•		•			84
	Network Interface Standard	•	•	•	•	•	85
	Dual Processor Card						88
	Z80A Memory Reference						89
	needs of needs						20

				1	Page
	Dual Processor Card Design		•	:	91 102
v. s	oftware Design				104
	Software Design Constraint				104
	Testing	•		:	105 106
	Software Functions	•	•		106 107
	Initialization of Input Processor				110
	Operating System	•	•	•	110
	Operational Initialization				
	Operating System #1 Generalized Subroutine				116
	Queue Addition/Deletions	:	:		116
	<pre>Interrupt Service Routines Operating System #1</pre>				124
	Operating System #1 Receive Interrupt Routine				127
	Operating System #1 Transmit Interrupt Routine				128
	Main Operating System #1				134 135
	Initialization of Network Processor Operating System	•			141
	Operating System #2 Generalized Subroutines				142
	<pre>Interrupt Service Routines Operating System #2</pre>				142
	Operating System #2 Transmit Routine				143
	Operating System #2 Receive Routine				
	Operating System #2 Special Receive Interrupt Routine				145
	Timer Interrupt Service Routine	•	•	•	145
	Main Operating System #2				145

							Page
Software Design Summary				•,			149
VI. Results and Recommendations		•	•	•	•		154
Design Results							154
Recommendations	•	•	•	•	•	•	156
Bibliography			•				158
Appendix A: Structured Analysis Diagrams		•					161
Appendix B: Hardware Circuitry			•	•		•	168
Appendix C: Assembled Software		•	•		•	•	189
Vita							259

<u>List of Figures</u>

F	igure		Pa	ge
	1-1	Munti-Ring Base Network		6
	2-1	SA Activity Model Index		14
	2-2	Universal Network Interface Device		15
	2-3	Universal Network Interface		16
	2-4	Process Local Information		17
	2-5	Receive Local To-Be-Transmitted Information .	•	18
	2-6	Store Information		20
	2-7	Process To-Be-Transmitted Information	•	21
	2-8	Transmit Information to Network		22
	2-9	Process Network Information		23
	2-10	Receive Information from Network		24
	2-11	Process Information from Network		26
	2-12	Retransmit Network Information on Network		27
	2-13	Retransmit Network Information to Local Receiver		28
	2-14	Process Control Information		29
	2-15	Transmit Information to Local Receiver		30
	3-1	Centralized Network		39
	3-2	Decentralized Network		39
	3-3	Distributed Network		41
	3-4	Processor Service Time		53
	4-1	Local Subscriber Interface		64
	4-2	Input Card Priority Controller		71

Figure			I	age
4-3	<pre>Interrupt Acknowledge Control</pre>		•	73
4-4	Input Card I/O Addressing			75
4-5	Input Card Data Bus Control			77
4-6	Network Card Data Bus Control		•	86
4-7	Dual Processor State Analysis		•	92
4-8	Dual Processor Card Input Design			93
4-9	Dual Processor Card Request Design			95
4-10	Dual Processor Card Refresh Control			96
4-11	Z80A Refresh Cycle			96
4-12	Dual Processor Card Data Bus Design			99
5-1	The Initialization Process			111
5-2	Subroutine ITUART Flowchart		•	113
5-3	Processor Lockout Mechanism	•		119
5-4	Operating System Lockout			120
5-5	Queue Addition Flowchart			121
5-6	Remove Information from Head of Queue			122
5-7	Memory Table Deletion Flowchart			125
5-8	Packet Sequence Control Word			128
5-9	Receive Interrupt Service Routine Flowchart			129
5-10	Transmit Interrupt Service Routine Flowchart			132
5-11	Multibuffer Status Word			134
5-12	Local Transmit Queue Flowchart			136
5-13	Operating System #1 Flowchart			139
5-14	Network Transmit Flowchart			144
5-15	Special Receive Condition Flowchart			146
- 16	Minary Planckant			140

Figure		Page
5-17	NWTXQ Flowchart	150
5-18	NWRXQ Flowchart	151
A-1	Top-down View of an SA Model	163
A-2	Arrow Defintions	163
A-3	Arrow Branches	165
A-4	Arrows Showing Mutual Control	165
B-1	Input Card Address Circuitry	169
B-2	Input Card Interrupt Circuitry	170
B-3	Input Card Interrupt Acknowledge Circuitry	171
B-4	Input Card Data Bus Circuitry	172
B-5	Input Card Data Bus Control Circuitry	173
B-6	Input Card Z80A-CTC #2	174
B-7	Input Card 2651	175
B-8	Network Card Address Circuitry	176
B-9	Network Card Data Bus Circuitry	177
B-10	Network Card Data Bus Control Circuitry	178
B-11	Network Card Z80A-SIO	179
B-12	Dual Processor Card Al2-Al5 Circuitry	180
B-13	Dual Processor Card Address Circuitry	181
B-14	Dual Processor Card Read/Write Circuitry	182
B-15	Dual Processor Card Data Base Circuitry	183
B-16	Dual Processor Card Data Bus Control Circuitry.	185
B-17	Dual Processor Card Memory Request Circuitry .	186
B-18	Dual Processor Card Refresh Circuitry	187
B-19	Dual Processor Card Address Control Circuitry	188

List of Tables

Table	Page
I	Protocol Characteristics 45
II	Input Card Function 48
III	Network Card Function 48
IV	Software Function 49
V	8 Bit Microprocessors Considered for the Universal Network Interface Device 59
VI	Maximum Delay from Processor I/O Request to Data Available from Input Card
VII	Maximum Delay from Processor Interrupt Acknowledgement to Address Available from Input Card
VIII	Dual Processor Card Evaluation Ml T3/ M2 T1 . 101
IX	Processor Functional Segregation 108
x	Input Processor Operating System Functional Segregation
XI	Network Process Operating System Functional Segregation

Abstract

A preliminary design was developed for a special microprocessor based interface called the universal network interface device. The universal network interface device accepts peripheral inputs, formats these inputs into a message structure established by the link control protocol, and transmits the messages over the communication network. Conversely, it accepts messages from the network, determines if the message is for a local subscriber and transmits the message to the subscriber or back on the network. The design of the universal network interface device was modularized to allow the device to be configured based upon the user local network requirements.

A digital system life cycle was used to serve as a framework for the design project. Within the life cycle, requirements definition, system design, hardware selection/design and software design was completed. A technique patterned after Structured Analysis was used to construct a requirements definition model. The requirement model was converted to a system design model by segregating hardware and software functions. A Zilog Z80A-MCB was selected to perform the software functions and MSI circuits were used to perform the hardware functions. Circuit design of all the modular cards was developed. The software needed for the dual processor board configuration was written and assembled.

PRELIMINARY DESIGN OF A UNIVERSAL NETWORK INTERFACE DEVICE

I. Introduction

The purpose of this investigation was to design and develop a small special-purpose digital device which could be used for interfacing general peripheral devices to a communications network. The device was called a universal network interface since the device must be flexible in order to provide interfacing for a majority of peripherals into a majority of contemporary networks. The need for a universal network interface device was first proposed by the 1842 Electronic Engineering Group (EEG) of the Air Force Communication Service (AFCS) in an 1842 EEC/EEIC report, TR 78-5, entitled An Engineering Assessment Towards Economic, Feasible and Responsive Base-Level Communications Through the 1980's (Ref 1). The idea was expanded and tasked to Rome Air Development Center (RADC) for incorporation into a postdoctoral study program. This investigation represented the first phase of the study effort towards an actual universal network interface device.

The following sections of this chapter provide background information for understanding the need for such a device, the objectives of this investigation, the general design approach that was employed, and an overview of the topics covered in this thesis.

Background

In the past, telecommunication requirements on a typical Air Force base were satisfied in a rather simple manner by providing voice communication through telephone facilities plus a few low-speed teletypewriter and data circuits over the base cable system (Ref 1:2). However, with the recent tendency toward use of digital processors to accomplish base-level functions, the base-level telecommunication facilities needed to be reevaluated to insure they could support the increased data communications needs (Ref 1:2). This reevaluation was accomplished in the 1842 EEG/EEIC technical report TR 78-5 mentioned previously.

One facet of the TR 78-5 technical report involved the method of accomplishing the base-level message and data switching and distribution functions. At the base level, distribution of data and other traffic is a most important consideration since it encompasses user terminals and the communication paths connecting them into the local area network. There are more user terminals than anything else in the network and thus costs associated with them are multiplied by a large factor. To satisfy to base-level message and data switching and distribution functions, the report postulated the need to connect any of the base

processors to any terminal on the base and also the need to connect any base terminal to another terminal. To accomplish this interconnection, the report first proposed use of a star communication network with a centralized digital switch. Each of the base's data devices would be connected to the centralized switch through dedicated communication lines. The centralized switch could then establish the necessary interconnectivity plus accomplish any code, speed, and format conversion necessary between noncompatible devices. The report noted this approach had disadvantages in that it was costly in terms of network flexibility, switch implementation, and in the transmission costs involved in connecting every terminal to a central switch. An attempt was then made to develop alternative schemes through the use of direct multiplexing (FDM or TDM) or an ALOHA (Ref 2:362-387) technique for connecting the devices to the centralized switch. Again, each of these techniques, while reducing interconnection costs, injected their own disadvantages into the central switch approach (Ref 1:162-163).

The next approach the report considered was based upon the concepts used in the Advanced Research Project Agency (ARPA) network. In this network, each processor or terminal is connected to the network by means of an Interface Message Processor (IMP) or a Terminal Interface Message Processor (TIP) respectively. The processors and stand-alone terminals can operate in any format, code,

protocol, or bit rate convenient to the subscribers. The IMP or TIP has two interfaces—one to their subscribers and one to the network. The network side is standard with all others in the network; the subscriber's side is custom—ized as required to convert the subscriber's traffic to and from the network standard. The subscriber's side is asynchronous (it accepts traffic from the subscriber on a bit—by—bit basis at any rate, in any format, with any protocol). On the network side, all traffic is in the form of fixed bit—size packets which are transmitted at high transmission rate (Ref 1:164).

The last network concept the report considered was that of the loop or ring network. In this concept, all processors and terminals are connected to a common communication path which is configured into a closed ring. A terminal desiring to transmit a message does so by transmitting the message onto the ring. The message continues around the ring and is repeated by each terminal until the addressee recognizes its address, whereupon the message is removed from the ring. Here again, there is no central switch; however, an IMP/TIP concept must be used at each processor and terminal to accomplish any necessary conversion (Ref 1: 164).

The configuration the report finally recommended for the base-level data distribution network was a modification to the ring concept called a multi-ring network. This network consisted of a number of ring networks with a mode providing interconnectivity between the rings. Each ring was composed of a processor and terminals associated with a given functional area. For example, a logistic terminal was connected to the ring composed by a base processor housing its data and programs and with other logistics terminals. Figure 1-1, which was extracted from the technical report, illustrates the concepts of such a group of interconnected rings on a typical base. This multi-ring concept had many advantages for a base-level network. From the Automated Data Processing (ADP) side, communication control was simplified in that a communication front end was no longer required for the processors. The processors communicated to all terminals via a simple high-speed multiplex port. Since there was no central-control switch/processors, the network costs were only incurred as the network was expanded on an incremental basis (Ref 1:165). Transmission costs were minimized since subscribers on a given ring utilize the same transmission cable.

The implementation of such a network was dependent upon the availability of the different interface devices specified in Figure 1-1. In this case, five different interface devices were necessary to realize the network selected.

These devices would accomplish most of the functions such as buffering, packeting and a rate change function normally accomplished by the IMP or TIP in the ARPA network. Since each of the interface devices accomplished a basic set of functions, it seemed conceivable that one device could be




Fig. 1-1. Multi-Ring Base Network

applications. Thus, the need for different interface devices generated the concept of a universal network interface device which would accomplish all of the interfacing functions in the proposed base-level network environment.

Objective of this Investigation

The thesis topic as proposed by RADC enumerated the need for a small economical interface/switching device to perform the functions normally accomplished by the IMP in the ARPA network. The purpose of this investigation was to develop a flexible microcomputer-based interfacing device which would, as a minimum, accomplish the IMP functions. However, the device design was not restricted to the proposed base-level network environment. Instead, an attempt was made to expand the applicability to any network environment. In this manner, the flexibility and universality of the device would be extended.

Approach

The investigation involved four major tasks. The first task was to define the functional requirements of the universal network interface device. Next, these functional requirement specifications were translated into a system design (hardware/software). The third task was to design the universal network interface device's hardware. The last task was to develop the computer programs necessary

to verify the proper operation of the universal network interface device.

Design Procedure

One way to view the process of system design and development was suggested by the phases of the software life cycle (Ref 3:5). These phases are conception, requirement definition, design, coding and checkout, testing, integration and operation. The progression of phases demonstrates a top-down design approach which is considered by many software designers to be the most efficient development cycle (Ref 4:12-24). The software life cycle is usually applied to the development of software but can be generalized and applied to most design efforts. Because of its top-down structure and its generality, this development cycle was selected for use in the design of the universal network interface device.

One of the phases involved in the chosen design approach was the requirements definition phase. In this phase, the conceptual ideas about a new system are translated into specific functional requirements. These functional requirements are then verified by the ultimate user of the system to insure they accomplish all functions that were envisioned for the system. This phase thus involves the system's designer conveying to the user the designer's ideas on what functions the system should perform. Because this is such an important phase and because any form of

English expression involves some ambiguity, a more definite language can be used to support this phase of the design effort. In this investigation, the methodology and documentation chosen to define requirements were patterned after a Structured Analysis (SA) activity model. This Structured Analysis Design Technique (SADT) was developed by the SofTech Corporation as a precise, graphic method for identifying functions and showing their interrelationship in a system. Structured Analysis conventions are described in several publications produced by SofTech (Refs 5; 6) and Appendix A gives a short review of the major conventions.

Overview of the Thesis

This investigation involved the complete documentation of requirements definition using SADT, the translation of the requirement definition into a system design, and the implementation in hardware and software of the system design. Circuit designs for all hardware are provided in Appendix B. Assembled versions of the operating system are included in Appendix C. However, in certain instances, the action of the operating system was dependent upon the network link control protocol in use. Since this would be network-dependent, a dummy network link control protocol was used to allow the program to be assembled. Sample interrupt service routines have also been developed to facilitate easier user development of actual routines.

The thesis is arranged into chapters which correlate to the design life cycle. This chapter serves as an introduction with the background portion of the introduction correlating to the conceptual phase of the design process. Chapter II develops the functional requirements of the universal network interface device while Chapter III develops the system design. Chapter IV discusses hardware selection and circuit design while Chapter V details software design. The thesis concludes with results and recommendations in Chapter VI.

II. Requirements Definition

The second phase of the design process involved the definition of the functional requirements for the universal network interface device. To accomplish this phase, the Structured Analysis Design Technique (SADT) was used to build a requirements definition model. SADT was selected after a review of a previous work (Ref 7) which utilized this technique. This previous work demonstrated the modular simplicity which results from the application of the SADT.

This chapter is divided into two major sections. The first section develops the specific functions which the universal network interface device must perform. The latter section translates these functional tasks into a SADT model.

Universal Network Interface Device

What is a universal network interface device? A review of Figure 1-1 suggested certain functions which must be accomplished by such a device. Nodes #1 and #2 were envisioned as performing basically as concentrators for the subscriber terminals connected to the nodes. Martin (Ref 8: 314) listed the following functions for a hold-and-forward concentrator:

Buffering messages from the low-speed terminal subscriber lines for transmission in modified form on the high-speed line (or lines) and vice versa. Allocation of storage and control of queues.

Receipt and transmission of messages on the lowspeed lines, using the line control procedure appropriate for the terminal.

Receipt and transmission of messages on the higherspeed network lines, using the line control procedure appropriate for the computer.

Polling the low-speed lines if they are multidropped or controlled by a loop configuration.

Converting the code if necessary from that used by the terminal to that used on the line to the computer.

Conversion of start-stop transmission on the lowspeed line to synchronous transmission on the highspeed line.

Error detection and retransmission.

There was, however, one basic difference between the nodes and the concentrator described above. The nodes must be concerned with the routing information in the message. If this additional function was added to the above list, then the list became a good functional breakdown for nodes #1 and #2.

Nodes #3, #4, and #5 in the worst case situation would accomplish a concentrator function identical to those described above. In addition, each must accomplish a very specialized function. For nodes #3 and #5, this specialized function involved interfacing a computer or telephone system (with their own input/output (I/O) port requirements) into the network. So, the nodes required either a flexible I/O port of their own which could be adapted to most unique interfacing situations or the nodes could be configured with a standard I/O port and the external device required to adapt its I/O ports to the nodes similar to what was done in the ARPA network (Ref 9:4-1). Node #4 must interface an external communication network into the local

communication network. To do this, it must have the capability to deal with the different link control protocols utilized on the different networks and also to resolve any information compatibility problems between the two networks. This compatibility involved such factors as information message structure and network code used.

From the above, three basic ideas evolved about the universal network interface device. First, the device should function similar to a store-and-forward concentrator with a message routing function. Secondly, the universal interface device might require a specialized I/O port to handle unique interfacing requirements; and lastly, it should possess the capability to handle two network link control protocols. Given these attributes, the universal network interface would satisfy the different interfacing applications of the network diagrammed in Figure 1-1.

Structured Analysis Activity Model

The previous paragraphs described some general concepts about the universal network interface device. The purpose of the SA activity model was to translate these concepts into requirements for the universal network interface device. An index to the model is provided in Figure 2-1 and can be used as an overview to the functions the system must perform.

A SA activity model consists of a series of diagrams which present in progressively more detail the activities

Node	<u>Title</u>
A-0	Universal Network Interface Device
A0	Universal Network Interface
Al	Process Local Information
A11	Receive Local to-be-Transmitted Information
A113	Store Information
A12	Process to-be-Transmitted Information
A13	Transmit Information to Network
A2	Process Network Information
A21	Receive Information from Network
A22	Process Information from Network
A23	Retransmit Network Information on Network
A24	Retransmit Network Information to Local Receiver
A243	Process Control Information
A244	Transmit Information to Local Subscriber

Fig. 2-1. SA Activity Model Index

necessary to perform some function. The SADT activity model begins with node A-0. This node serves as a cover sheet for the model; the node is simply a box showing inputs, outputs, controls, and mechanisms for the function which the model is to describe. The text describing node A-0 begins on page 15. From that point on in this chapter, the text for each node is on a separate page which faces the figure showing the node.

In addition to an activity model, the SADT requires a data model be developed. This model describes how the data is changed after being acted upon by a given function. During the design of the universal network interface device, a data model was prepared. Because of the limited data being acted upon, the data model did not reveal further insight into the requirements of the universal network interface device. Thus, it is not included in this paper.




Fig. 2-2. Universal Network Interface Device

Universal Network Interface (A-0). Node A-0, (Figure 2-2), is the cover node for the SA model for the universal network interface. The purpose of the model is to define the functional requirements for the universal network interface device. The device receives data information bits either from local subscribers (i.e., peripherals) or from the network of which the interface is a component part. These information data bits are then processed by the network interface to determine the network addressee for the information data bits and the response required to satisfy the network's link control protocol or the peripheral's link control protocol. The information data bits are then transmitted either to a local subscriber or back onto the network along with any protocol-demanded response.




Fig. 2-3. Universal Network Interface

Universal Network Interface (A0). Node A0 in Figure 2-3 segregates the operation of the network interface into two functional processes: the local information process (1) and the network information process (2). Again, in both cases, data bits classified as local information or network information are acted upon by their respective processes and are then transmitted to the network and/or local subscriber. In the local information process, the local information is transmitted to the network and a response dictated by the peripheral link control protocol sent back to the peripheral. In the network information process, the destination of the information is determined. The information is then sent to a local subscriber or back to the network as a result of its destination address. Network link control protocol and peripheral link control protocol must also be transmitted.





Fig. 2-4. Process Local Information


Process Local Information (A1). Process Local Information, Node A1, is presented in Figure 2-4. The function described in the diagram is the conversion of the local information bit stream into the format specified for the network message bit stream. To insure this conversion is transparent to the local subscriber, the local information is temporarily stored (1) within the network interface. The local information is then acted upon by the to-betransmitted information process which formats the local information according to the network message format and the network link control message format. The local information is then transmitted on the network (3).

The function, receiver local to-be-transmitted information, also has a secondary usage of providing local storage for consolidation of character bits into information messages. In certain cases, the peripherals connected to the interface will not have enough local peripheral storage to develop a complete information message prior to sending the message to the network interface. The network interface through the receive local to-be-transmitted function should allocate storage space to the local peripheral to accomplish this consolidation.



Receive Local to-be-Transmitted Information (All). The function of receiving local to-be-transmitted information is presented in Figure 2-5. The local peripheral communication line is monitored to ascertain the beginning of information. Once the beginning of information is detected, the characters within the bit stream must be converted to the standard network character set and then stored within the interface. The conversion is necessary to insure address information within the information bit stream can be interpreted by the other network devices. In addition, this conversion simplifies the interchange of information between two noncharacter compatible peripherals since only a local conversion between the network character set and peripheral character set is required. Incorporated into the store-information function is the need to break up the information bit stream into a number of subsets whose bit count is compatible with the storage medium size. Storage and conversion continues upon the local bit stream interrupted only by end-of-information characters. These end-of-information characters are established by the peripheral protocol to signal the interface to temporarily stop storing the information bits being received from the peripheral. This stopping and starting of information storage is finally terminated by an end-of-message character. The end-of-message should be a special character established by the peripheral protocol which signifies the message can now be transmitted on the network. Once the

storage of the message has been completed, the memory storage address and message length is provided to the identify-as-ready-to-be-processed (4) function. This function manages a list of the message memory addresses and message length of all local messages requiring processing. Messages are added to the list by the store-information function and removed from the list by the identify-as-ready-to-be-transmitted function.



Store Information (All3). Figure 2-6 shows the functions necessary to store information. The determinelocation-for-start-of-storage (2) function determines what memory is available. A memory block is reserved for this use and the start address of the memory block is used to initialize the storage mechanism. The store-word function accomplishes the actual storage of the information word. This storage will not take place unless a start of information has been detected and the storage mechanism has been properly initialized. As the local information data bits are stored, an increment counter response is also accomplished to accumulate the total storage length. This storage and increment process continues interrupted only by end-of-information characters until an end-of-message character is detected. At this time, the storage address and storage length are provided to the identify-as-ready-tobe-processed function. The store-information function is then reinitialized in anticipation of the next start storage character.





Fig. 2-7. Process To-Be-Transmitted Information

Process to-be-Transmitted Information (Al2). The functions of the process to-be-transmitted information are diagrammed in Figure 2-7. The local information data words are checked for special characters signifying deletion and correction of previously provided data bits. These changes are made by the function and the corrected information sent to the format-message-according-to-network-protocol (2) function. This function then formats the information according to the network message structure in use, adds any network link control protocol-specified data bits to the local information and then identifies this total information block as a ready-to-be-transmitted network message. The memory address and memory length is then stored by the identify-as-ready-to-be-transmitted (3) function. This function provides a central storage point for all messages ready to be transmitted. Messages are added to the storage point by the format-information-according-to-networkprotocol function and are removed from the list by the transmit-information-to-network function.



Transmit Information to Network (Al3). Node Al3, shown in Figure 2-8, accomplishes the actual transmission of a network message. The transmit-information-to-network function first provides the local memory storage address of the next ready-to-be-transmitted message. The destination address of the message is then used by the determine-routing function (1) to ascertain which network link the message must be transmitted over. The transmission device for that link is then initialized with the memory address of the message and the message length and the properly formatted message transmitted. Unspecified but possibly necessary is the need to calculate and then transmit at the end of the message an error control word as specified by the link control protocol in use. Once the message has been completely transmitted, it is identified as such by the identifyinformation-as-sent (4) function and is saved to await any acknowledgement process. The function then requests the next message address and message length from the identifyas-ready-to-be-transmitted function. In addition, a timer is set to insure an acknowledgement is received in a specified time period. If not, the message must be retransmitted on the network.





Fig. 2-9. Process Network Information

0

Process Network Information (A2). Process Network Information, Node A2, is presented in Figure 2-9. This node is the highest level in the second functional processes as defined by node AO. The functions described in the diagram include the reception of a network message and the resultant retransmission of the network message either to a local subscriber or back onto the network. The network information bit stream is first detected and stored by the receive-information-from-network (1) function. The received information bit stream is then processed by the processinformation-from-network (2) function to ascertain the addressee of the message and whether the addressee corresponds to a local subscriber. The message is then sent to the retransmit network information on network (3) or retransmit network information to local receiver (4) depending upon the result of the addressee check.



Receive Information from Network (A21). The function of receive information from network is presented in Figure 2-10. Any valid network information bit stream is detected by the recognize-start-of-information (1) function. This recognition process is controlled by the link control protocol. This protocol would stipulate the characters which would delimit the start and end of the message. Upon recognition of this special character, the change-serialinformation-to-parallel-information (3) function accomplishes serial-to-parallel conversion to facilitate more efficient network interface storage of the network bit stream. Storage and conversion of the bit streams continues until an end of message is detected. This end of message would be a special character dictated by the network's link control protocol. This special character is detected by the recognize-end-of-network-information (2) function which in turn deactivates the conversion and storage functions. The store-information (4) function is identical in operation to the previous store-information function (All3) and will not be diagrammed at a lower level. The only difference between the two would be the information provided by the store function. In the latter case, a network storage address and network storage length are the outputs of the store function. Once the message has been completely received and stored, the message error word is checked by the determine-if-error-free (5) function to determine if the message was received correctly. If so, the network

storage address and length is sent to node A22 for further network interface processing. If not, the deallocatestorage-space (6) function is activated and the message deleted from the network's interface memory.





Fig. 2-11. Process Information From Network


Process Information From Network (A22). The functions of the process-information-from-network function are diagrammed in Figure 2-11. The identify-as-ready-to-be-processed-network-information (1) function acts as a centralized storage point for all correctly received network messages. Messages are added to the storage area if they are received error-free. Messages are deleted from the storage point by the retransmit-network-information-on-network function. Upon deletion, the memory address of a network message and its storage length are provided to the determine-if-message-for-this-location (2) function. This function determines if the message corresponds to the network address of any of the local subscribers. If so, the address and length is provided to node A24. If not, the same information is provided to node A23.

In addition, an acknowledgement message is generated to signify the correct reception of the message. The format for this acknowledgement would be dictated by the link control protocol being used.



Retransmit Network Information on Network Fig. 2-12.

Retransmit Network Information on Network (A23). Node A23, which is shown in Figure 2-12, accomplishes the actual transmission of a network message. The identify-as-ready-to-be-transmitted (1) function acts as a central storage point for error-free network-received messages which must be retransmitted on the network. The address and length of those messages are stored under control of the not-for-this-location (A22) function. An address and length of a message is deleted from this central storage point by the transmit-information (4) function. Once the network address TX and the network length TX are sent by the identify-as-ready-to-be-transmitted function to the determine-routing (3) function, the operation on the address and length data is identical to that accomplished in node A13.



Retransmit Network Information to Local Receiver Fig. 2-13.

Retransmit Information to Local Receiver (A24).

Figure 2-13 shows the function retransmit information to local receiver. The identify-type-of-message (1) function receives the storage address of an error-free local message. It ascertains the type of message received. type of classification then determines if the message address and length is sent to the process-control-information function or to the remove-network-protocol (2) function or both. In the control function, the control portion of the message is interrupted by the network interface and appropriate responses accomplished. The number and types of responses required would be dependent upon the link control protocol in use. In the remove-network-protocolinformation (2) functions, the different bits added to the information stream to provide successful transmissions are removed and the address and length provided to the transmitinformation-to-local-receiver (4) function. This function transmits the information message to the local subscriber. Upon completion of both the process-control-information function and the local transmission function, a new message is requested from the identify-as-ready-to-be-processednetwork-information function.




Fig. 2-14.

Process Control Information (A243). Figure 2-14 further breaks down the process control information function. The message address is used by the determine-if-informationacknowledgement function (1) and the network link control protocol message structure to determine if the message contained a message acknowledgement. If so, the address is sent to the determine-what-information-being-acknowledged (3) function. Here, the particular message being acknowledged is identified along with its storage address and storage length. This latter information is used by the deallocate-message-storage-space (5) function to return for use by other messages the previous message's storage space. If the received network message contained only an acknowledgement, the message address is provided to the deallocateinformation-acknowledgement-storage-space (4) function which deallocates the message acknowledgement storage space. If the message did not contain an information acknowledgement, the message address is provided the process-other-controlinformation (2) function. This function determines the control information being sent and generates the appropriate interface response. If the message contained only control information, it is sent to the deallocate-other-controlinformation-storage-space (6) function which deallocates the storage space.




Fig. 2-15. Transmit Information to Local Receiver

Transmit Information to Local Receiver (A244). Node A244, Transmit Information to Local Receiver, which is shown in Figure 2-15, is the last node of the universal network interface. The identify-as-ready-to-transmitlocal (1) function acts as a central storage point for all messages to be transmitted to local subscribers. It accepts message address and length information and provides a ready address and ready length to the determine-if-localterminal-busy (2) function. This function determines if the local subscriber terminal is busy. If so, the ready address and length are returned to the central pool. If not, the initialize-transmitter (3) function is activated. This function sets up the transmitter for local message transmission. The message is transmitted by the transmitinformation-resolving-any-compatibility-problems (5) function. This latter function is tasked to resolve any compatibility problems between the transmitted message peripheral and the received message peripheral. After the message has been transmitted to the local terminal, the message storage space is deallocated by the reallocatemessage-storage-space (4) function.

Requirements Definition Summary

This concluded the requirements definition phase for the universal network interface device. This phase began with a concept of operation (Figure 1-1) for such a device. This concept was translated into generalized tasks the device must perform to satisfy the operational concept. Structure Analysis Design Techniques were then used to develop from the general tasks detailed functions for the device. The next step was to translate the individual functions into a design that would accomplish those functions.

III. System Design

The next phase of the design process involved the system design. In this phase, the functions identified in the requirements definition phase were allocated to hardware or software. However, before this allocation was accomplished, there were design uncertainties which had to be resolved. These design uncertainties are discussed in the first part of the chapter. Given these uncertainties, a method was devised to minimize the impact of the uncertainties on the design. The method used and the application of the method to certain requirement definition functions are then discussed. The last sections of the chapter discuss the hardware/software allocation and the processor requirements.

Design Dilemma

At this point in the design, the universality of the network interface device must be considered. In the normal design process utilizing SADT, the requirements phase would have consisted of specifying exactly what functions a system must perform and what timing restrictions it must meet. At this level of design, the specifications that are of interest are system inputs, the processing of the inputs and the system outputs. These would have, in turn, identified whether a given function's timing requirements or speed

of operation could have been satisfied in hardware, software or a hardware/software combination. It would then be up to the system designer to make the appropriate choice for the given function and then proceed with the design of the function. This, however, was not the case for the universal network interface's SA diagrams. Although the SA diagrams provided a general idea of the functions which the universal network interface must accomplish, they lacked the detailed specifications needed to proceed with the design. In a normal design, these specifications would be provided by the ultimate users of the completed device. In the universal network interface device case, the only specifications provided were the facts that the device should be universal and the general concepts of one possible network application in which the universal network interface device could be used. There was not enough information to proceed with the design. What was needed was system input/output information about:

- Number of peripheral connected to the universal network interface device.
- 2. The speed of operation, the type of operation and the frequency of operation for the peripherals.
- The number of network lines connected to the universal network inferface devices.
- 4. The speed of operation, the type of operation and the link control protocol in use on the network lines.

However, at this point, a conflict arose. As the specifications for the universal network interface device became more specific, the universality of the device decreased since the device became tailored to those specifications. If the requirements of the device were not defined more specifically, the design process could not continue. What was needed to resolve this, was some bounds on the requirements of the system I/O functions. This bounding would allow the device some universality since it would operate over a range and the bounds would provide the needed information to proceed with the design.

System Bounds

The need for system bounds was based upon the need for system input/output information and I/O requirements. This needed information was generally specified on the SA diagrams as the local information input/output and the network information input/output. The network information had been further classified by node A21 as being a serial bit stream. This represented a logical bound if the cost of the additional communication channels necessary for reception of parallel data and the problems involved in synchronization of parallel transmissions are considered. It also seemed reasonable to assume that the network information was of a synchronous type. This would allow more information to be transferred over a fixed capacity communication channel since the start/stop bits associated

with asynchronous communications would be eliminated. The other important characteristic associated with network information I/O was the transmission bit rate. This would be dependent upon the modem and the communication channel being used. The network shown in Figure 1-1 is to be implemented using the base cable system as the communication channel with a projected transmission rate of 1.5 mb/s (Ref 1:165). Other limited distance (ten miles) private wire lease lines have bit rates of approximation 1 mb/s (Ref 10:25). Most of the commercial networks are implemented over a switched (dial-up) or leased (dedicated) communication channel using the facilities of the common caririers. These carriers normally can provide voice channels capable of operating at up to 9.6 kb/s, half groups or full groups at 19.2 kb/s and 50 kb/s respectively, or even super groups at 230.4 kb/s (Ref 10:25). The transmission rates which could possibly be encountered in a network application range from approximately 1.2 kb/s to 1.5 mb/s with the 1.5 mb/s establishing the upper bound. The design bounds for the network information then became a synchronous, serial data stream of 1.5 mb/s.

Local Signal Characteristics. The local information characteristics were not further bounded by the SA diagrams. To develop these signal characteristics, the peripherals which were the source/recipient of the signals were examined. Datapro (Ref 11:222-239) categorized the data

communication peripherals into six major categories:

(1) CRT terminals, (2) teleprinter terminals, (3) batch terminals, (4) cluster terminals, (5) intelligent terminals, and (6) special terminals, i.e., optical character readers.

A review using Datapro of the different characteristics of these terminals revealed that approximately 90 percent incorporated an RS-232C data terminal interface into the terminal.

The RS-232C specification (Ref 12) establishes the interface requirements between data terminal equipment (DTE) and data communication equipment (DCE). This standard encompasses data interchange and control circuits, electrical voltage levels, impedance, transmission speed, slew rate and distance between the DTE and the DCE. As such, the RS-232C provides a good bound on the signal characteristics of the local information.

There was, however, one technical drawback to using the RS-232C interface in the universal network interface device. Any device utilized within a military system must meet the applicable military standards which, in this case, were MIL-STD-188-114 (Ref 14). These standards required a slightly modified RS-422 or RS-423 interface be employed between DTE and DCE. In a very strict sense, these standards should be utilized for the universal network interface device. However, given the fact that the majority of terminals utilized an RS-232C interface, it seemed more efficient to utilize this specification for the

interface. As the RS-422/RS-423 specifications begin to be employed in the design of new terminals, the universal network interface can be modified to incorporate these standards or the RS-XYZ interface (Ref 15) can be used to allow an RS-422/RS-423 terminal to be interfaced into the universal network interface device.

One additional aspect must be considered for the local information bounds. Many of the terminals in use today in the military environment employ a current loop configuration for transmission/reception of information. A 20 ma current loop interface would be a useful capability to include in the universal network inferface device. This would allow easy interfacing of those terminals which employ a current loop arrangement. For this reason a 20 ma current capability was established as a secondary bound.

I/O Port Requirements. The previous paragraphs established certain bounds on the I/O signals for the universal network interface device. Once the characteristics of these signals had been developed, the next aspect which was considered was the I/O requirements. The I/O requirements should specify the number of I/O ports the universal network interface device must accommodate. The SA diagram reflected a single local information input/output and a single network information input/output. While these two inputs/outputs were all that were required to develop the functional aspects of the device, these two inputs/outputs

would in most cases not meet the interfacing requirements of a given network. The two I/O requirements must be expanded and bounded to provide some universality and to also provide design requirements.

Network I/O Port Requirements. The first area considered was the network I/O requirements. The different topologies of a data network can be classified into three types--centralized, decentralized and distributed (Ref 16). The centralized network, (Figure 3-1), essentially a star configuration (links radiating from a single node), is the simplest arrangement. If the universal network device was employed at the end of a dedicated link to accomplish the concentrator functions, then the network I/O port requirement would be one full duplex port. A decentralized network, (Figure 3-2), is an expanded centralized network where the switching function, unlike the star arrangement, may occur at more than one location. In this arrangement, the universal network interface device would be employed between the switching function and the peripherals, thus again requiring one network I/O port. The distributed network consists of a set of mesh subnetworks in which each node of the subnetwork is connected to at least two other nodes. The individual rings in Figure 1-1 represent the simplest case. If one universal network interface device was employed as a concentrator for a subnet, the I/O port requirements would be dependent upon the number of subnets




Fig. 3-1. Centralized Network




Fig. 3-2. Decentralized Network

and the interconnection desired between subnets. Figure 3-3 shows a simple distributed network where three I/O ports are required. One could continue to expand this arrangement generating more and more subnets and thus more I/O port requirements. Thus, there was no upper bound on the network I/O port requirement. The obvious thing to do at this point was to pick an arbitrary number and utilize this number in the design. However, the previous network evaluation suggested an alternative approach. From the previous information, the number of I/O ports varied; in one case one I/O port was required, in another case three ports were required and in a third situation an unknown number were required. This suggested the I/O port components of the universal network interface device be isolated from the other components. If the network I/O port was constructed on an individual card segregated from the other components of the device, the number of I/O ports could be expanded to meet the network topology requirements through incorporation of additional network I/O port cards. Thus, an upper bound did not have to be established from a physical point of view. The upper bound for the design could be established at a minimum figure of one network I/O full duplex port.

Local I/O Port Requirements. Now that the network

I/O port requirements had been established, the local I/O

ports were considered. Schwartz (Ref 17:136) listed two




Fig. 3-3. Distributed Network

basic methods for entry of information into a concentratortype device. Entry may be carried out by a scanning process
(either sequentially or with priority) in which the various
ports are continually scanned following a predetermined
strategy to see if information is waiting to enter the system, or an interrupt procedure may be used in which incoming
information notifies the system that it desires entry. In
both of these cases, the local I/O port requirements become
a function of the total amount of time dedicated to the
entry function and the amount of time required to input/
output the basic unit of information. For the polling
sequence case, the average input/output time was shown to
be (Ref 17:276) a function of the walk time (the time

required to scan a port), the number of ports to be polled and the effective traffic intensity. What was important about this was the fact that each of the ports have an associated polling overhead time which increased the total amount of time needed to input/output the basic unit of information. Thus for a fixed amount of time, the polling technique can service a lesser number of ports than the interrupt technique. Incorporated into this assertion was the assumption that the interrupt overhead time was less than the polling time. The upper bound for the I/O port requirements was thus established by the interrupt entry technique.

At this point, the number of I/O ports could be calculated if the total amount of entry time and the time required to service an interrupt for a given port were known. However, a situation was encountered which was similar to what occurred in the network I/O case. The upper bound could not be established since the service time and entry time necessary to calculate the upper bound had not been determined.

A complicating factor which affected this calculation was that the number of ports the universal network interface device can accommodate was a function of the characteristics of the terminals connected to the ports. The number of I/O ports established a situation which could be viewed as a classic single server queue (Ref 8:421). At any given point in time, a number of ports would be requesting

universal network interface service. All these requests formed the queue to the universal network interface device which acted on these requests one at a time. Thus, associated with any port's request for service was a queueing delay. Suppose one of the terminals was an unbuffered type and this terminal generated a request for service to input a character byte of information. If the queueing delay was long enough, the character byte of information would be changed prior to the previous character bit service request reaching the server. This latter situation would be unacceptable and the universal network interface device should not be employed in such a situation.

Thus, even though at a certain stage in the design process, an upper bound may be calculated on the number of local I/O ports, there is no assurance given the queueing delays and the service requirements of the individual terminals that service could be provided to a percentage of those terminals. This suggested an approach identical to the network I/O port requirements. The local I/O port functions should be designed on a separate card with a minimum number of ports per card. Since these ports must meet the RS-232C interface standard, the card should contain an "optimum" number of RS-232C interfaces. These cards can then be used to configure the universal network interface device with the number of local I/O ports that can be provided service.

Link Control Protocol

Most of the functions specified in the SA diagrams were now specific enough to proceed with implementation. There was still one function, format-message-according-to-network prototol, which required expansion. A major part of the usefulness of the universal network interface device revolved around the device's ability to handle the different link control protocols in use today. The major commercial protocols are shown in Table I. These link control protocols are the ones most typically discussed in the newer communication books (Refs 17:328-338; 18:369-386) and represented a good lower bound for the link protocol requirements for the universal network interface device.

In the military environment, the most logical application for the universal network interface device would be as a terminal subscriber within the Automatic Digital Network (AUTODIN). The particulars of the AUTODIN system can be found in reference 19. Briefly, the AUTODIN network link control procedures are a character-oriented control procedure. These characters are used to frame a basic unit of information transfer called the line block. The line block consists of two link control characters, followed by 80 text characters, followed by a link control character and then the block parity character. The block parity character may be either odd or even in parity and is formed by the binary addition without carry (sum modulo 256) of all bytes in the line block. Any message greater than 80

TABLE I
PROTOCOL CHARACTERISTICS (Ref 10:62)

Feature	BISYNC	SDLC	ADCCP	HDLC
Full Duplex	No	Yes	Yes	Yes
Half Duplex	Yes	Yes	Yes	Yes
Serial	Yes	Yes	Yes	Yes
Parallel	No	No	No	No
Data Transparency	Character Stuffing	Bit Stuffing	Bit Stuffing	Bit Stuffing
Asynchronous Operation	No	No	No	No
Synchronous Operation	Yes	Yes	Yes	Yes
Point-to-Point	Yes	Yes	Yes	Yes
Multipoint	Yes	Yes	Yes	Yes
Error Detection (CRC)	CRC-16	CRC- CCITT	CRC- CCITT	CRC- CCITT
Retransmit Error Recovery	Yes	Yes	Yes	Yes
Bootstrapping Capability	No	No	No	No

NOTES:

Binary Synchronous Communication (BISYNC)
Synchronous Data Link Control (SDLC)
Advanced Data Communication Control Procedure (ADCCP)
High Level Data Link Control (HDLC)

characters in length is broken into a number of line blocks for transmission. There are five different modes of operation with mode I being the most efficient. Mode I is full duplex, synchronous operation with automatic error and channel controls which allow independent and simultaneous two-way operation. The line control characters utilized within the AUTODIN system are identical to those of the BISYNC protocol.

The basic protocol requirements for the universal network interface device should thus include the popular commercial protocols and the AUTODIN protocol. This is not an exhaustive list of all the different link control protocols in use. However, the universal network interface device must at least accommodate the protocols identified. This implied most of the protocol functions would be done in software. To implement other unspecified link control protocols would involve only a software effort.

Function Allocation

The different functions identified in the SA diagrams had now been expanded and bounded to allow continuation of the design process. Once the requirements definition model had been constructed, it was decided some type of LSI processor was needed. This decision was based upon the universality aspect of the universal network interface device. While most of the functions could be implemented in a specialized hardware design, this design would have to

be changed as the network environment changed. The LSI processor approach allowed a more flexible universal network interface device to be designed by allowing changes to be made in software.

Several processor implementations seemed possible; among them, a single-board computer, a bit-slice microprocessor, a microprocessor with special-purpose hardware or a multiprocessor configuration. The problem was to determine which processor implementation would work and which one was most efficient. In addition, since the universal network interface device would incorporate a processor, the different functions identified on the SA diagrams had to be allocated to a hardware or software implementation.

The software/hardware allocation task was completed first. This involved the assignment of a given function either to the processor for accomplishment or to the input card or network card. These later two cards implemented the expandability concept developed previously. They incorporated those functions which were associated with I/O ports and which must be expanded to meet additional I/O port requirements. Tables II, III and IV provide the different breakouts of the functions. Note that all of the functions were not specified in one of the three tables. This was caused by the fact that if a higher level function was specified in software, the lower functional breakouts of the higher level function were not included in the tables.

TABLE II
INPUT CARD FUNCTION

Node	Title	
A11	Recognize Start of Information	
A12	Recognize End of Information	
A16	Recognize End of Message	
A2443	Transmit Information	

TABLE III
NETWORK CARD FUNCTION

Node	Title		
A211	Recognize Start of Network Information		
A212	Recognize End of Network Information		
A213	Change Serial Information to Parallel Information		
A234	Transmit Information		

TABLE IV
SOFTWARE FUNCTION

Node	Title
A113	Store Information
A114	Convert to Network Character Set if Required
A115	Identify as Ready to be Processed
A12	Process to-be-Transmitted Information
A131	Determine Routing
A132	Initialize Transmitter
A134	Identify Information as Sent
A214	Store Information
A215	Determine if Error-Free
A216	Deallocate the Storage Space
A22	Process Information From Network
A231	Identify as Ready to be Transmitted
A232	Determine Routing
A233	Initialize Transmitter
A235	Identify Information as Sent
A241	Identify Type of Message
A242	Remove Network Protocol Information
A243	Process Control Information
A244*	Transmit Information to Local Receiver

NOTE:

*All of the Transmit Information to Local Receiver was not allocated to software. The Transmit Information portion of A2445 was allocated to the Input Card Function.

The breakout between the different cards and processor tended to be fairly easy. Both the input card and the network card were allocated the functions associated with recognizing the serial bit stream, converting this serial stream into a composite word and then having the processor store the word. What was envisioned here was for the different cards to construct a word of the same size as the word used by the processor and thus the processor would only have to store this word. To have the processor do any tasks on the serial bit stream would be inefficient. Likewise, for the transmit function the cards should accept a computer word and convert this into a serial bit stream for transmission. The only other function which might be allocated to the network card was the determine-if-error-free func-This function involved an arithmetic computation on the individual words within the message and the comparison of this calculated result to the error word at the end of the message. From a universality point of view, this function should be allocated to the processor since it would be able to accomplish any type of arithmetic computation specified by the error control techniques of the different link control protocols. However, if the processor does accomplish this, the effective storage speed per word will be reduced if this calculation is done as the word is received.

Processor Requirements. The functions in the requirement definition model which are allocated to software are shown in Table IV. These functions establish the requirements for the type and number of processors required for the universal network interface device. This section of the paper determines the number required, while the type of processor is discussed in the next chapter.


The number of processors required hinges upon the number of tasks which must be performed and the time limitation established for the performance of these tasks. One can again view this as a single server situation. In the universal network interface case, the peripherals connected to the interface transmit serial information to the device which is transformed into a word by the input or network card. The ports on the cards then request the processor to store the word. These storage requests plus the internal tasks form the queue to the server (processor). The server extracts the task from the queue and executes the given task. There is, however, a time limitation imposed on the server in the universal network interface case. The server must execute the task (store the word) for a given I/O port prior to the next request from the same I/O port. If this is not done, the word is lost from the network unless there is a technique in use to detect this condition.

Now that a concept had been developed on how the interface would operate, the interface's ability to meet this concept was examined. This examination was based upon a

worst case situation. It was assumed the universal network interface's I/O ports had the capability to store one word. In addition, it was assumed that at a given instant during the day all network ports and peripheral ports requested service. This latter assumption only has a very small probability for occurrence; however, the device must be able to handle the worst case. Previously, the input I/O ports were defined to be RS-232C interfaces. Thus, the maximum transmission rate allowed on any one port would be 19.2 kb/s (Ref 12:3). Using this figure and the assumption there is 8 bits/word, the time between requests for storage on any given active port is 416 usec. If the processor requires 40 usec to service each port, then ten 19.2 kb/s devices can be connected with a reasonable assurance all will receive proper service. If the network employed a 50 kb/s transmission rate, only six 19.2 kb/s devices as shown in Figure 3-4 can be accommodated. If the network employed a 200 kb/s transmission rate, no 19.2 kb/s devices could be serviced during reception or transmission of a network message. Thus, in this situation, the universal network device would not meet the RS-232C specification design goal.

One could continue to calculate using different combinations of numbers the different configurations the universal network interface device could or could not service.

More important was the idea of how the device's universality could be extended. Given the conditions assumed, there



was a situation where one processor could not provide the required service. However, there may or may not be an actual network with these parameters. Could these calculations then be the basis for a decision on the need for another processor? The ultimate decision should be made by the user of the universal network interface device based upon his required application. A way to accomplish this and extend the universality of the device was to revert again to a building block concept with regard to processors. The basic processing capability would be developed on one card and another card designed which would allow other processors to be added if required.

System Design Phase Observations

The system design phase started out to be a simple allocation task. However, the lack of specific functional requirements dictated these be developed by the system designer. What resulted was not only the specific requirements but a design philosophy. The result of this philosophy was a modular concept for the universal network interface. This modularity of functions thus allowed the device the degree of universality which had been hoped for at the beginning of the design process.

IV. Hardware Selection and Design

Once the first facet of the system design had been completed, the next phases involved the design of the hardware and the software. This chapter is concerned with the hardware aspects of the universal interface device. The chapter is divided into sections which correspond to the hardware component selection and design of the different cards--processor card, input card, network card, multi-processor card--needed to implement the modularity concept.

Processor Selection

Two criteria were used to select a processor. The first was the capability to perform all the functions listed in Table IV. After functional capabilities, the next consideration was the simplicity of the processor. This latter factor becomes important, especially in a military environment, because of its direct relationship to life cycle cost. To minimize life cycle cost, the selection of the processor and associated hardware had to be such as to minimize the skill level necessary to perform hardware and software maintenance and modification. If the device was not designed to be cost effective over its life cycle, it would probably not be employed in a military environment.

There were two processing time considerations which affected processor selection. First, there was the general processing time of the processor. This impacted on three critical areas -- the storage requirements, the throughput capability and the input/output design. As the instruction execution speed of the processor decreased, the service time to accept a completed message and transmit it increased. Thus, the throughput of the device decreased causing the local storage requirements to increase since, on the average, more messages must be stored locally. From a strictly throughput point of view, the processor chosen should have the fastest instruction execution time available. However, combined with this instruction time, an evaluation of the instruction sets had to be accomplished to insure the power of the instruction set did not offset an execution time advantage.

Previously, it had been established that the entry of information into the universal network interface device could be either through a polling technique or an interrupt technique. Once this serial data entered the interface by either technique, the input and network cards temporarily stored the serial bits to allow transformation into a parallel word. After the parallel word was formed, the cards requested the words to be stored. This request could be to the processor in the form of an interrupt request or it could be to a Direct Memory Access (DMA) device which accomplished storage without processor intervention. The

first type of request became important in the selection of a processor. The ability of the processor to handle an interrupt request with both minimum overhead and maximum efficiency was an important criterion used for processor selection.

Now that the criteria had been established, the different processors were considered. The criteria were applied to two processor options: a bit slice microprocessor and a conventional microprocessor LSI chip.

The bit slice microprocessor represented the logical choice if only execution speed was considered. A typical bit slice microprocessor had microinstruction execution times of from 100 to 200 nanoseconds (Ref 20:18-1) with program instruction execution times a multiple of the macroinstruction execution time. A bit slice microprocessor system, however, was more complicated than a conventional microprocessor. A microcontroller unit and a microprogram read only memory were required to determine the location of the next microinstruction and the microcode for that instruction. Since the bit slice processor instruction set was defined by the microcode which in turn had to be developed, software development and maintenance cost were greater than for a conventional microprocessor. This additional microcode software and added system complexity increased life cycle cost. The bit slice microprocessor approach was not selected based upon the life cycle criterion.

A conventional microprocessor implementation was used because it resulted in a good balance between execution speed and life cycle cost. To select the proper microprocessor, a benchmark code segment for the interrupt initiated word storage process was developed. The following sequence of instructions was considered the minimum necessary to accomplish such a task:

Store the working registers of the interrupted program
Determine the storage location for the word to be
stored
Input the word into the processor
Store the word
Restore the working registers
Enable interrupts
Return to the main program

The benchmark was used to develop routines for the more popular microprocessors with general execution speed of 2 usec. The results of this comparison are shown in Table V. The instructions for the different microprocessors along with the number of clock cycles per instruction and the minimum clock cycle time was based upon information in reference 20.

From this evaluation, the three processors with the fastest execution time were selected as candidates and evaluated further. The RCA CDP 1802 was immediately eliminated since all interrupts caused the processor to begin executing instructions addressed by general purpose register R1. To differentiate between interrupts would require a number of branch-on-condition instruction that test the input flag (Ref 20:11-9), thus slowing interrupt processing. Of the two remaining, the Z80A was the better choice.

TABLE V

8 BIT MICROPROCESSORS CONSIDERED FOR THE UNIVERSAL NETWORK INTERFACE DEVICE

Microprocessor	Minimum Clock Cycle Time	Number of Clock Cycles for Benchmark	Total Time
Fairchild F8	500 nsec	44	22.0 usec
Intel 8085	320 nsec	120	38.4 usec
RCA CDP 1802	155 nsec	128	19.8 usec
Motorola 6800	1000 nsec	30	30.0 usec
TMS 9900	333 nsec	108	35.9 usec
Zilog Z80A	250 nsec	81	20.0 usec
Zilog Z80	400 nsec	81	32.4 usec

It had a faster execution time and its instruction set was more extensive than the F8's. As an example, the Z80A provided a single instruction to test an individual bit in a word which is stored in the registers or memory. The need for this bit testing tends to occur in most applications so a single instruction to test any bit becomes a very powerful tool. There were also single instructions to transfer blocks of data between two locations in memory and also between I/O ports and memory. This ability to transfer blocks of data seemed very useful for message transmission. The Z80A contained two sets of main registers thus allowing rapid processing of first-level interrupts. In addition, it was supported by a variety of support chips.

<u>Processor Board</u>. With the Z80A selected as the universal network interface device processor, the next step was to identify a Z80A microcomputer board which would meet

the interface requirements. The microcomputer board approach was selected to minimize the amount of uncertainty in the design. If the proper board could be identified, then design problems associated with memory interfacing, clock interfacing, etc. would be eliminated. The board selected was a Z80A-MCB developed by Zilog, Inc. Unfortunately, the board was still in development and would not be available until January 1979. However, the company manufactured a Z80-MCB which the Z80A-MCB was designed to replace. The Z80-MCB employed a Z80 processor with a clock of 403 usec. It was decided to utilize the Z80-MCB as the basis for the design. The design of the other cards was, however, based upon the clock rate of the Z80A.

Z80-MCB. The Zilog Z80-MCB is a single-board microcomputer card, the heart of which is the Z80 microprocessor. Associated logic includes 4K bytes of dynamic random
access memory (RAM), provisions for up to 4K bytes of programmable read only memory (PROM), read only memory (ROM)
or electronic programmable read only memory (EPROM), a
parallel and a serial I/O port, an I/O port decoder and
a crystal controlled clock. The parallel port is implemented with the Z80-PIO (parallel input output) chip. Also
included on the board are four programmable band rate
generators implemented through use of the Z80-CTC (counter
timer circuit) chip. One band rate generator is used for
the serial I/O port which is implemented with an Intel 8251

universal synchronous asynchronous receiver transmitter (USART). All address, data and control lines are buffered and feed to the 122-pin edge connector (Ref 22). Additional information on the Z80A/Z80 processors and the Z80-MCB is provided in references 20 and 22.

Input Card

Previously, it was determined the input card accomplished the functions of message and word recognition, serial to parallel conversion, and service request generation to the processor. The input card also met the RS-232C interface. Given these characteristics, the next step consisted of a design to meet them.

RS-232C Requirements. The RS-232C standard specified the signal characteristics between data terminal equipment and data communication equipment. To provide the universal network interface device with an RS-232C interface, the interface had to be classified with regard to these two categories. Applications were postulated which required the interface to satisfy both categories. As an example, it was conceived the universal network interface device could be collocated with a number of peripherals in which case the interface must function as a DCE. Correspondingly, there could be applications where the interface would be connected to the peripherals through modems and communication channels. In this latter case, the interface must function as a DTE. With regard to the RS-232C standard,

the universal network interface device had to be able to function as both a DTE and a DCE.

Functional Requirements. The most efficient solution to satisfy the other functional requirements was to utilize a USART. There was no reason to design special hardware to perform the recognition and parallelization functions when a low-cost device was readily available which would accomplish these functions. The typical USART performed start-of-message and end-of-message recognition functions for synchronous data, start-of-information and end-ofinformation recognition functions for asynchronous data and performed the serial-to-parallel conversion (Ref 23: 282-290). Many USARTs were available, most with very similar capabilities, thus making selection based upon technical criteria difficult. The USART finally selected was Signetic's 2651 Programmable Communications Interface. The 2651's functional capabilities included band rate generation, modem control and programmable operating modes. The USART supported BISYNC protocol with synchronous and delete character stripping and a transparent mode of operation. An asynchronous auto-echo mode may be programmed to accomplish reception and retransmission (echo back) of a received message without processor intervention (Ref 10: 65). These latter two characteristics were important in the selection of the 2651. This is not to say other USARTs do not have similar capabilities, but the ones evaluated for this investigation did not.

Peripheral I/O Port Design. Once the USART was determined, the design of the subscriber side of the USART was completed. The completed design is shown in Figure 4-1. The interface consisted of a 25-pin female connector, a row of jumpers to allow the interface to be configured as a DTE or DCE, line drivers and receivers to meet the RS-232C characteristics, and the 2651 USART. The secondary channel capability of the RS-232C specification was not developed for each port for the universal network interface device. To do this would have necessitated use of another USART at each I/O port dedicated to the secondary channel. Since the input board contained more than one I/O port and thus more than one USART, this secondary channel, if used, could be implemented using two I/O ports.

The design of the local subscriber interface was based upon the 2651's control signals. The control inputs which were significant were the $\overline{\text{DCD}}$ input which enabled the 2651's receiver and the $\overline{\text{CTS}}$ input which enabled the 2651's transmitter. For the case of the interface emulating a DTE, these inputs were identical to the complement of the RS-232 signals of the same name, thus all that was required was a line receiver to convert the DCE signal characteristics to DTE signal characteristics. The case of the interface emulating a DCE was more complex since the previous control signals must be outputs from the 2651. These control signals were developed from the $\overline{\text{RTS}}$ and $\overline{\text{DTR}}$ outputs of the 2651, applied to line drivers and connected by




Fig. 4-1. Local Subscriber Interface

jumpers to the CTS and DCD lines of the RS-232C connector.

The RTS and DTR outputs of the 2651 are software controlled outputs which can be set or reset under software control.

The RTS and DTR lines of the RS-232C signal connector were then used in conjunction with line receivers to enable the receiver (DCD input) and transmitter (CTS input) of the 2651 respectively.

Two other capabilities were incorporated into each port. Jumpers were provided to allow selection of the transmitter and receiver frequency source/sources for the 2651. The source/sources could be external to the 2651 through use of the RS-232C frequency lines. The frequency source/sources could also be provided by one channel of the onboard Z80A-CTC or by an internal source driven from the 5.0688 MHZ band rate input (BRCLK) to the 2651. These different frequency capabilities were provided in an attempt to meet the complete frequency range of operation required of the port. The other jumper capability allowed the selection of a 20 ma current loop input in lieu of the normal input.

Input Board Processor Interface. Now that the subscriber port was designed, the next step was to interface the port to the processor card. In this task, it was assumed the input card consisted of four I/O ports identical to the one in Figure 4-1. Given these ports, certain functions had to be accomplished to interface into the processor card. They were:

--The signals to and from the processor had to be buffered to maximize the number of cards which may use these signals.

--The processor had to address the individual registers of the 2651 and had to address the different 2651's.

--If an interrupt entry scheme was used, the processor needed to be provided the address of the 2651 service routine.

--If more than one interrupt occurred simultaneously, a device was needed to prioritize the interrupts.

The first part of the task involved the determination of the additional devices required to complete the functional design of the input card. The use of four 2651s had already been assumed. Each 2651 required an external frequency source derived from a channel of a Z80A-CTC. The Z80A-CTC was selected to achieve a measure of standardization of components between the processor card and the input card. This requirement established the need for two Z80A-CTC per input card. The only other device required other than buffering devices and an address decoder was a device to handle the interrupt entry technique.

And three different modes of interrupt operation which are selected by execution of one of three interrupt instructions. In the maskable interrupt mode 0, the interrupting device is allowed to place one eight-byte instruction on the data bus for execution by the Z80A-CPU. The byte is normally a restart instruction which is an efficient one-byte call to any of eight subroutines located in the first 64 bytes of memory. In the maskable interrupt mode 1, the CPU does an automatic call to location 0038H and begins

executing the interrupt service routine at that point. the maskable interrupt mode 2, the Z80A-CPU supports an interrupt vectoring instruction that allows the interrupting device to identify the starting location of the interrupt service routine. Mode 2 is the most powerful of the three maskable interrupt modes allowing an indirect call to any memory location by a single 8-bit vector supplied from the interrupting device. In this mode, the interrupting device places the 8-bit vector on the data bus in response to an interrupt acknowledge control signal. This vector then becomes the least significant 8 bits of an indirect pointer while the I register in the Z80A provides the most significant 8 bits. This address in turn points to an address in a vector table which is the memory starting address of the interrupt routine. Interrupt processing can thus start at any arbitrary 16-bit address of memory (Ref 24:7-8).


This latter mode of operation was selected for the interrupt entry scheme for the universal network interface device. The selection was based upon the memory flexibility of the technique and the fact that it allowed unique identification of service routines for any number of I/O ports. This technique required that the interrupt handling device have the capability to provide eight (two per 2651) unique eight-bit addresses.


Z80A Interrupt Acknowledgement. The other characteristics of the interrupt handling device for the input card

were dictated by the Z80A support chips and the Z80A interrupt acknowledgement method. The acknowledgement method for an interrupt consists of a special Z80A instruction cycle. After an instruction has been executed, the next instruction is normally fetched from memory. This normal instruction fetch cycle is identified by the MI output (pin 27) going low followed by the MREQ output (pin 19) going low. This cycle is modified to acknowledge an interrupt. For this latter case, the MI pin goes low identical to a normal cycle; however, slightly delayed, the IORQ output (pin 20) goes low (Ref 20:7-11 to 7-21). These simultaneously lows on the M1 output and the IORQ output signify to all external devices that an interrupt is being acknowledged. It is now up to the devices to determine which of them with an interrupt pending has the highest priority.

Z80 Daisy Chain. The prioritization technique supported directly by the Z80A processor and implemented through its support chips is the daisy chain technique. In this technique, priority is set by the location of the support chip in a daisy chain configuration. Each support chips' INT output is tied directly to the INT input of the processor. Each support chip has one additional input, Interrupt Enable In (IEI), and one additional output, Interrupt Enable Out (IEDO), which effects interrupt processing. To implement the daisy chain, the support chips's


(with the highest priority interrupt) IEI input is tied to +5 volts to indicate it has the highest priority. The IEO output of the highest priority support chip is connected to the IEI input of the support chip with the second highest priority. This chaining of IEIs and IEOs continues until all support chips are included in the chain. Whenever a support chip in the chain generates an interrupt request, its IEO line goes low which in turn causes the IEOs and IEIs of all support chips further down in the chain to go low. When an interrupt acknowledgement occurs, any support chip with its IEI input low is disabled and cannot respond to the interrupt acknowledgement (Ref 24:8). This is an efficient technique for establishing priority provided the ripple time to change the IEIs and IEOs is not too long and provided there is a method to change the IEIs and IEOs after the interrupt has been serviced. In the Z80A processor case, the support chip whose interrupt is being serviced, determines by special hardware when the interrupt service routine has been completely executed. The special hardware detects the fetch from memory of a RETI (return from interrupt) instruction. Upon detection and the execution of this instruction, the hardware sets the IEO output high which reenables the interrupts of all support chips down the chain (Ref 24:17-22). If the priority controller on the input card is to take advantage of this system, it requires a daisy chain input/output and some method to determine the end of the service routine.





M8214 Priority Interrupt Device. The device select for priority interrupt control was Intel's M8214 Priorit Interrupt Control Unit (PICU) (Ref 25:6-183 to 6-185). was the only PICU which was technically simple and thus operated with any processor. Other PICUs were available with additional capabilities; however, they required uni processor-dependent control signals to function properly The PICU selected had one deficiency. While it satisfie most of the functions needed for the input card priority control unit, it did not provide the 8-bit address neces sary to implement the Z80A mode 2 interrupt structure. accomplish this, a SN74LS412 multi-mode buffer latch (Re 22:7-502 to 7-506) was used in combination with the PICU A simplified version of the design is shown in Figure 4-

eight competing interrupts. Thus, the four 2651s RXRDY output and TXRDY output could be used to generate the in rupts to the PICU. The PICU would prioritize among the competing interrupts, generate its own interrupt (INT) a simultaneously output the interrupt's unique identification AO through A2. The complemented INT is used by the 74LS412 to latch the value of the eight bits which appears in the interrupting devices' low byte vector table addr. This will require correlation between where the address appears in the table and the strapping used for the call. After the 74LS412 latches the input, it generates its or



interrupt request to the processor. Upon receipt of a processor acknowledgement (AINT), the latched input is placed onto the data bus.

The interrupt acknowledgement detection circuit is shown in Figure 4-3. The \overline{IORQ} and \overline{Ml} processor signals are inverted and ANDed together to develop the interrupt acknowledgement signal. However, this interrupt acknowledgement signal cannot be applied directly to the 74LS412 due to the daisy chain arrangement. Two conditional events are necessary: (1) the input card IEI (same as ETLG input to PICU) input must be high, establishing the pending interrupt as the highest priority within the chain, and (2) there must be a pending interrupt from a 2651 on the input card. These two conditional events are ANDed with the interrupt acknowledgement signal to develop the AINT signal to the $\overline{DS1}$ pin of the 74LS412.

Once the processor services the interrupt, the interrupt request from the PICU must be removed. The operating characteristics of the PICU are such that once the PICU processes an interrupt it is inhibited until it receives a low to high transition to its \overline{ECS} (pin 23) input (Ref 20: 4-177). The simplest way to do this is through software by rewriting the mask word to the PICU. The other way is to use the AINT signal to provide the low to high transition. If this pulse is used, the mask word selected must be hardwired to the mask word inputs ($\overline{BO}-\overline{B2}$ and \overline{SGS}). A





Fig. 4-3. Interrupt Acknowledge Control

jumper option is included on the input card to allow this hardware reset of the PICU.

I/O Addressing. The input card functions associated with the peripheral ports have now been completed. remaining tasks involved the I/O addressing requirement and signal buffering. The I/O addressing design is shown in Figure 4-4. Each input card required 25 unique addresses-four for each 2651, four for each Z80A-CTC and one for each The AO and Al lines were used to address the individual registers within each device. The A2, A3 and A4 lines established a block of 32 addresses for each input card. The A5, A6 and A7 lines plus their complements were terminated at jumpers to allow the user to select where the block should be located within the 0 to 255 I/O address range. A 3 to 8-line decoder (74LS138) provided a chip enable (CE) signal to the selected device based upon its inputs. The CE signal provided was determined by the inputs to Gl of the 74LS138. When Gl was low, the outputs of the 74LS138 were all high. This condition should exist as long as the IORQ output was high. The IORQ signal going low signified one of two conditions. Either the processor was issuing a valid I/O request or the processor was acknowledging an interrupt. In this latter case, the 74LS138's Gl input had to be high. This was accomplished by ANDing the complement of the IORQ signal with the Ml signal.



Data Bus Buffering. The other bus which had to be buffered was the data bus. Two Intel M8216s were selected to accomplish the buffering function. The M8216 had two inputs which determined the direction of data flow. For data to flow from the processor bus to the input card, the CS (pin 1) input had to go low while the DIEN (pin 15) input went high. For data to flow from the input card to the processor bus, the CS input had to go low while the DIEN input went low. The processor's WR control signal was used to determine the direction of data flow (DIEN input) according to the equation DIEN = WR. The data flow (CS input) enable depended upon the different situations which required an interchange of data between the input card and the processor. These situations were: (1) interrupt, (2) I/O read and (3) I/O write. Internally, the input card developed a control signal which signified a valid interrupt situation. This control signal (AINT) was used for part of the CS input. The other two situations involved I/O operations. When the input card received a valid I/O request, one of the CE outputs went low. These then provided the second signal needed for bus control. The completed design is shown in Figure 4-5.

At this point, the design of the input card was complete. The next step was to evaluate the delays associated with the input card to determine if the input card met the processor's timing requirements. The two data transfer situations are shown in Table VI and Table VII with the




TABLE VI

MAXIMUM DELAY FROM PROCESSOR I/O REQUEST TO DATA AVAILABLE FROM INPUT CARD

Occurrence	start of clock cycle 2 of a processor read cycle IORQ delay from rising edge of clock (Ref 27:9) IORQ delay through 74LS367A (Ref 26:6-37) IORQ delay through AND gate (Ref 26:6-2) CE delay through 74LS138 (Ref 26:7-136) CE delay through the data bus control (Ref 26) M8216 enable delay (Ref 25:6-192)
Time (ns)	75 97 112 150 188 225 300

TABLE VII

MAXIMUM DELAY FROM PROCESSOR INTERRUPT ACKNOWLEDGEMENT TO ADDRESS AVAILABLE FROM INPUT CARD

Time (ns) Occurrence	201 Start of first processor generated wait cycle 201 IORQ delay from falling edge of clock (Ref 26:9) 232 IORQ delay through 74LS367A (Ref 26:6-37) 302 delay to generate AINT (Ref 26) 317 CE delay through the data bus control (Ref 26) M8216 enable delay (Ref 25:6-192)
Time	2010 232 302 317

associated delays introduced by the input card. The basic I/O read cycle and basic interrupt cycle (Ref 20:7-17, 7-19) for the Z80A were used to calculate the minimum time between start of the T2 cycle and time when data was received. These were determined to be 580 usec and 440 usec respectively. Although in both cases, the maximum delay was less than the minimum cycle time, in the latter situation, they were about equal if the delays associated with the microprocessor card were included. This could be an area of concern and should be evaluated further during the testing phase.

Network Card

Table III allocated different functions to the network card. These functions were similar to the functions of the input card. There was one important difference—the speed at which these functions must be accomplished. In the input card case, the speed was limited to 19.2 kb/s while for the network card the speed was bounded at 1.5 mb/s. One of the first tasks was to determine what approach would maximize network speed.

Network Transmission Speed. The limiting factor in the network case was the ability of the server to satisfy the different network I/O port service requests. This limitation was imposed since the processor was used to store the individual words. For the Z80A case, this storage utilizing an interrupt technique required approximately

20 usec per request. Assuming 8 bits/word, this translated into a transmission bit rate of 400 kb/s. If the network employed a half duplex communication link operating at 400 kb/s, the service requests could be satisfied. If the link was upgraded to full duplex, the Z80A could provide full service only if the transmission rate was reduced to 200 kb/s. If another full duplex link was added, the maximum transmission rate was reduced to 100 kb/s. The use of the processor to store the word thus caused a reduction in network speed as the number of links increased.

Word Storage Through DMA. To relieve the processor of the word storage function required the network card contain a device which would accomplish this without processor intervention. These devices, called DMA (Direct Memory Access) devices, were available. Their use presented two problems. First, there was a functional requirement that the processor perform the arithmetic calculations necessary to develop the network protocol error control word. Since the processor was storing the individual words, this function could be accomplished as the words were received. If a DMA device stored the word, the processor had to wait until the complete message was received and then perform this calculation. This after-message-receipt calculation would slow the message acknowledgement process. The other consideration was the incorporation of the DMA device into a multiprocessor environment. To accomplish this required

development of a bus controller which arbitrated all processor and DMA device requests for access to the shared memory. It was felt that this bus controller further complicated what started out to be a simple design. An alternative approach would be to limit the universal network interface device to a single processor and use a DMA device for reception/transmission of network data. This represented a very viable alternative since it allowed attainment of the upper bound for network transmission rate. The counterpoint to this approach was network throughput. The functions being performed by the other processors would now have to be performed by a single processor. Since this processor was required to do more, it seemed message throughput would decrease. However, there may be instances where throughput became less of a concern than network transmission speed and the DMA approach would be required. This suggested another card be designed which would incorporate a DMA function into the network card.

Network Card With DMA. The design of the network card with a DMA device will not be accomplished as a part of this investigation. It does represent another capability which should be available for user selection. It is recommended the DMA device used be a Z80A DMA support chip. This recommendation is based upon the comments in reference 20 which states:

This is one of the most remarkable support devices described in this book. Although designed to work

with the Z80 CPU, it can--and should--be considered in any microprocessor system that transfers data blocks (Ref 20:7-78).

If this device is selected, the only design required to incorporate it into the network card would be to bidirectionalize the control signals and address bus between the network card and processor card.

Network Card Device Selection. Once the basic functional capabilities were established for the network card, the next step was device selection. Since the design utilized the Z80A processor, the Z80 support chips were evaluated first. It was felt that if there were support chips which would accomplish the network functions, the use of these chips would minimize the number of total chips required. In the final evaluation, the Z80A-SIO support chip not only minimized the number of external chips required, but also represented the best choice among the different network protocol devices. The Z80A-SIO was selected based upon the incorporated capability which allowed different modes of interrupt generation to be software programmed. In addition, the Z80A-SIO had the capability to generate eight different interrupt vector table addresses based upon a programmable vector address. Internally, the SIO identified the condition which required an interrupt to be generated, determined the vector table address of the interrupt service routine, and generated a mode 2 interrupt to the processor with this service routine address. Thus, no external

devices were needed to determine the cause of the interrupt. Since the SIO was a member of the Z80 family, the prioritization function was accomplished without additional support chips. The Z80A-SIO also had the capability to utilize the processor's block transfer instruction to provide half duplex message transmission/reception at up to 880 kb/s. This could be accomplished through a wait output which synchronized the processor to the Z80A-SIO transmission rate (Ref 28:1-27).

Network Card Design. Once the Z80A-SIO was selected, the design of the network card proceeded in a fashion similar to the input card. The input card I/O addressing design, Figure 4-4, was used for I/O addressing of the network card. Only two CE signals were required--one for the Z80A-SIO and one for the Z80A-CTC. A Z80A-CTC was included on the network card to provide frequency sources for the Z80A-SIO's two parts. A SN74LS90 (Ref 26:7-72) was used to provide clock inputs into the zero and one channel of the Z80A-CTC. The SN74LS90 outputs consisted of the processor clock divided by five and the processor clock divided by two. These additional inputs were provided to allow the Z80A-SIO to operate at rates above 175 kb/s. The Intel M8216 bidirectional data bus was used to provide data bus buffering; however, the controlling signals changed from that of the input card.


Data Bus Control Design. In the input card case, there were three situations where data bus information was exchanged: (1) interrupt, (2) I/O read and (3) I/O write. These same situations apply to the network card. However, in the network card's case, another situation arose due to the daisy chain interrupt technique. The Z80 support chips do not use the interrupt acknowledgement signal to set the IEO output high. Instead, the support chip whose interrupt is being serviced monitors the data bus for an RETI instruction. Once the RETI instruction is identified, the IEO output is set high on the first memory fetch cycle following execution of RETI (Ref 24:21-22). Since the network card contained a support chip which will generate an interrupt, the need to monitor the data bus during an interrupt had to be incorporated into the control portion of the network card's M8216.

When the Z80A-SIO generated an interrupt, there must be two directions of data flow. When the interrupt is acknowledged (MI and IORQ low/IEI high and IEO low), the direction of data flow is from the network card to the processor (DIEN low and CE low). Immediately afterwards, the data flow during any memory read must be from (DIEN high and CE low) the processor card to the network card to allow RETI detection. This data flow must continue until the IEO output goes high. This suggested a flip flop be utilized using the interrupt acknowledgement signal and the

IEO signal to set and reset the flip flop. The completed design for the bus controller is shown in Figure 4-6.

For the I/O situations, the operation of the controller is identical to the input card case. Once one of the chip-enable outputs (YI or Y2) goes low, it is inverted and applied to the OR gate causing CE to go low. direction of data flow is controlled by WR. When WR goes low, DIEN goes high allowing data to flow from the processor card to the network card. For the interrupt situation, the SIO requests an interrupt causing the IEO output to go low. This low pulse removes the preset condition from the D flip flop allowing it to duplicate the input upon a low to high clock transition. This low to high transition is generated by the low to high transition at the end of the acknowledgment signal. The transition set the \overline{Q} output to one thus setting the direction of data flow from the processor to the network card. This one is also used as a CE signal, however, it is conditioned upon the fact that there is a memory read (MREQ low) in progress. situation continues until the SIO detects a RETI instruc-This instruction causes the IEO output to go high which in turn applies a low to the preset input of the D flip flop setting it to a one.

Network Interface Standard. Once the data bus control design was completed, the last consideration was the interface standard for the network side of the Z80A-SIO.



In the input card case, the standard used was RS-232C. ever, the RS-232C standard limits transmission speed to 20 kb/s. While it was conceivable the SIO will be employed in a network environment which is limited to this transmission rate, the SIO also has the capability to operate at higher transmission rates. To allow this later situation, the output was required to meet RS-422 or RS-423 standards. The RS-423 standard allows data rates of up to a 100 kiloband over unbalanced circuits (Ref 29:2) while the RS-422 standard allows rates of up to 10 mband over balanced circuits (Ref 30:3). These two standards were incorporated into the design through use of MC3487 line driver (Ref 31: 82) and the 9637 line receiver (Ref 32:11-217). These line drivers and receivers were used to configure the SIO network output as a DTE. The DTE configuration was selected since it was envisioned the network side would be transmitting/receiving to either a modem or a cable system. a cable system is used with the universal network interface device, the reader is encouraged to study reference 33. This reference describes a tested interface which provides proper bit synchronization over a cable system at up to 1 mb/s.

This concluded the design of the network card. A circuit diagram of the complete card is provided in Appendix B.

A detailed evaluation was not accomplished on the network card since it was basically identical in operation to the input card. The most time-critical operation occurred

during an interrupt acknowledge processor cycle. Since the important signals in this operation traverse an almost identical path for both cards, the network card should meet the processor's timing restrictions.

Dual Processor Card

The last card required for the hardware portion of the interface was a card to allow multiprocessor operation. The original concept was to develop a card to allow any number of processors to be employed in the universal network interface device. As the different functions to be performed were analyzed, the optimum number of processors seemed to be two. With two processors, the functional tasks could be segregated into two distinct groups--one, concerned with peripheral functions, and the other concerned with network functions. Since there was a distinct break between the two, interprocessor communications would be minimal. If more than two processors were employed, the allocation of fucntions would not be as distinct requiring more communications between processors. As the number of processors increased, the lock-out of individual processors as global data was being changed by one processor became more complex. The bus controller required as the number of processors increased would increase in complexity causing the life cycle cost to change accordingly. At this point in the design, it was decided to provide only the option of a two-processor universal network interface device.

280A Memory Reference. In a two-processor environment, the basic problem was to allow both processors access to the same data, at the same point in time, in the least amount of time. There had to be some way to delay one processor's memory request until the other processor's request was completed. In the Z80A case, there are two basic instruction cycles which effect memory. The first is an instruction fetch cycle (M1) which normally requires 4 clock cycles. During this machine fetch cycle, the first half reads the memory word addressed by the program counter while the second half generates a refresh address for any dynamic memory being used. The other machine cycle (M2), data read or write to memory, requires 3 clock cycles. Each of these machine cycles can be extended through use of the Z80A wait (pin 24) input. During the second clock cycle of the different machine cycles, the Z80A checks its wait input to determine if a wait state is requested. If so, an additional clock cycle is added to the executing machine cycle and the wait input again checked during the middle of this clock cycle. This checking and wait generation continues until the wait request is removed (Ref 20:7-15 to 7-16).

Basis of Design. The two basic machine cycles and the wait input capability provided a method to arbitrate dual processor memory references. At any given point in time, one processor could be in seven different states with regard to a memory reference. These seven states equate

to the different cycles involved in the two basic memory reference cycles. For the second processor to access this same memory requires it to be in cycle one of a machine fetch cycle or cycle one of a machine memory read/write cycle. It has been shown (Ref 34) that if one processor's clock is 180° cut of phase with the other processor's clock the processors could operate in parallel with minimum reduction of processor speeds. This required that the memory being used be static and have a memory cycle time less than the processor's clock period.


For the universal network interface case, however, these two factors equated to increased life cycle cost. Since there was a requirement to locally store the different information received, the characteristics of the memory to be used impacted significantly on the cost of the interface. To minimize this, the memory used for message storage should be the slowest, cheapest memory available which was consistent with processor speed requirements.


To try to minimize cost, the different processor states for the two basic machine cycles were analyzed. The analysis revealed that the instruction fetch machine cycle established the memory cycle speed. In the universal network application, the functions performed by the two processors tended to be different. This suggested that common instruction code between the two processors would be minimal. If common instruction routines could not be shared between the two processors and dynamic refreshing of memory was

required, then the number of allowable states changed to five. These allowable states were then analyzed (Figure 4-7) and the minimum access time determined to be one and one-half times the processor clock cycle. For the Z80A case, this equated to memory with access times of around 370 usec. Since these were available utilizing dynamic memory, the stipulation that the processors could not share instruction routines seemed very cost effective.

Dual Processor Card Design. The design proceeded based upon the need for a memory refresh signal and the ideas presented in reference 34. The first decision involved what portion of memory would be shared. Since the Z80-MCB card provided 8K of on-board memory, this 8K was allocated to the individual processors for instruction storage and local data storage. The rest of the memory was assumed to be available to both processors. The option to allocate more local memory was provided in the design as shown in Figure 4-8.

Each of the two processors address lines (A0-A15) were terminated at 2 to 1 line data selectors (Ref 26-7-181). For the A0-All line case, the NOT and AND gates shown in Figure 4-8 were not required. For the other address lines they were required to identify the addresses which were shared. The jumpers allow the user to select what address space above 8K could be shared. Any time one of the processors attempts to gain access to this shared





memory, the appropriate request line (XREQ or YREQ) is driven low.

This request is processed as shown in Figure 4-9. When a request is generated, it is not processed until the processor generates the low MREQ signal. When this occurs, the request is passed through the tri-state buffer (74125) to generate the SELECT signal. As the signal is passed through the SN74125 (Ref 26:6-33) it biases the second processor's tri-state buffer to the off-state. It also provides one-true input to the second processor's WAIT NAND gate. If at a later point in time, the second processor attempts to reference the same shared memory, the SN74125 off state will prevent the SELECT signal from being generated. In addition, it will also provide the second true input to the WAIT NAND gate generating a WAIT request back to the second processor. This WAIT condition will continue until the first processor completes the memory action. When this occurs, one input to the WAIT NAND gate becomes false removing the wait request back to the second processor. It is then allowed to continue with its memory action.

The SN74125s are also controlled by the other processor's memory refresh signal. This control signal is developed by the circuit shown in Figure 4-10. The operation of this circuit is dependent upon the relationship between processor signals (Ref 22:8-10) as shown in Figure 4-11. During the first part of the memory fetch




Fig. 4-9. Dual Processor Card Request Design





Fig. 4-10. Dual Processor Card Refresh Control



96

machine cycle (M1) the A M1 signal goes low setting flip flop 1. At a point in the M1 T3 cycle, the A RFSH goes low which, because of the NOT gate, sets flip flop 2 to the other processor's memory reference state. If the other processor is using the shared memory, flip flop 2 is set which causes A RFSH to be false. If not, A RFSH becomes The states of the flip flop do not change until the end of the M1 T4 cycle. As A MREQ goes high, the low to high transition causes flip flop I to be reset which in turn sets flip flop 2. This condition will continue to exist until the next Ml cycle sets flip flop 1 allowing the next refresh signal to change flip flop 2. This circuit thus provides a RFSH signal for the shared memory provided the other processor is not using the shared memory. If at some point in the RFSH cycle, the other processor attempts to use the shared memory, the lock-out process described previously will occur until the RFSH cycle is completed.

Since the RFSH signal does not have priority over another processor's memory actions, there is a possibility a row would not be refreshed within the allocated time (typically 2 ms). This was minimized by having two processors provide the RFSH signal. This possibility can be further reduced since the refresh register within the Z8OA can be programmed to any value. If one processor's refresh register is set to zero and the other to 64, the total time

between processor-generated refreshes for any given row would be reduced by one-half.

This completed the arbitrator portion of the design.

The next step was to use the arbitrator's signals to control the 2 to 1 line data selectors. The data selector is controlled by two inputs called STROBE and SELECT. The SELECT input determines which of the two inputs are selected while STROBE (active low) determines when this input is applied to the output. The STROBE input was developed by NORing the X SELECT, Y SELECT, X RFSH, and Y RFSH signals.

X SELECT and X RFSH were NORed together to generate the SELECT signal.

Once the address was provided to the shared memory, the next step was to route the data back to the proper processor. This was accomplished through use of SN74365A (Ref 26:6-36) and SN74367A (Ref 26:6-36) hex bus drivers (Figure 4-12). The use of these bus drivers dictated development of control signals to determine which processor the data was to/from. The SN74365A are controlled by two inputs $\overline{\text{GI}}$ and $\overline{\text{G2}}$ according to the formula input = output when $\overline{\text{GI}}$ $\overline{\text{G2}}$ = 1. The $\overline{\text{WR}}$ and $\overline{\text{RD}}$ signal from each processor plus the complemented arbitrator-generated SELECT signals were used directly to control the SN74365A. In the case of the SN74367A, four of the drivers are controlled by $\overline{\text{GI}}$ according to the formula input = output when $\overline{\text{GI}}$ = 0. The other two drivers are controlled by $\overline{\text{G2}}$ using the same condition. To develop the control signal needed, the




Fig. 4-12. Dual Processor Card Data Bus Design

complemented arbitrator SELECT signals were ORed with the processors $\overline{\text{RD}}$ and $\overline{\text{WR}}$ signals.

This almost completed the design for the dual processor card. One very important function, generation of a 180° out-of-phase clock remained. This was very important since the whole design rested on the fact that the two processor clocks are 180° out-of-phase. To accomplish this required modification to the clock input of one of the MCB to allow it to be driven from the inverted clock output of the dual processor card.

Once the design was completed, it was evaluated. This was necessary to determine how the memory speed requirements had changed as a result of the additional arbitrator components. From the previous analysis, the memory speed requirements were set by the M1 T3/M2 T1 combination. This combination was used along with the maximum component delay from reference 26 and reference 27 to develop Table VIII. The table showed that the delays associated with the arbitrator card and the Z80A minimum WAIT set-up time of 70 usec (Ref 27:9) caused a wait cycle to be added to the machine cycle for the second processor. This extended the memory access time to approximately 600 usec. The same calculations were repeated for the M2 T2/M2 T1 situation and the identical situations occurred.

In the analysis, the worst case; i.e., maximum component delay was assumed. This resulted in the best situation, the addition of a wait machine cycle. If this wait

TABLE VIII

DUAL PROCESSOR CARD EVALUATION M1 T3/M2 T1

Time (ns)	Processor X Event	Processor Y Event
0	start of MI T3	not referencing shared memory
130	XRFSH goes low	11 11 11 11 11 11 11 11 11 11 11 11 11
162 .	refresh address available	Y SELECT disabled
250	start of Ml T4	Y MREO goes low
298		Y WAIT goes low
368		wait valid at processor
375		start of M2 T2
405	X MREQ goes low	
453		Y WAIT goes high
455		Y SELECT goes high
484		address available
500	end of M1 T4	processor checks wait input
533		high wait valid
625		enter M2 wait
875		enter M2 T3
1000		input

cycle was not generated, then a memory access time of about 325 usec would be required. To insure this wait cycle could be added if desired, the dual processor card was designed with strappable delays in the wait circuitry.

Given the fact that a wait cycle could be added for any dual processor access to shared memory, the memory speed requirement would be established by a single processor access to memory. For the worst case situation, this was calculated to be about 375 usec from the time the address was available at the memory until data must be available on the output of memory.

A review of Table VIII revealed that the MREQ signal was generated prior to the address being selected from the 2 to 1 line decoders. To allow the MREQ signal to be delayed to meet memory timing requirements, strappable delays were included on the dual processor card for the MREQ and RFSH signals.

Hardware Design Summary. The design of separate cards now allowed the modularity concept to be implemented. In any network application, the user of the universal network interface device could select the cards necessary for his application and interconnect these cards to form his unique configuration of the universal network interface device.

The operation of the dual processor card was such that the memory required was determined by the single processor's memory access time. Should a dual reference to

memory occur, the dual processor card added a wait cycle thus insuring the memory access time would not be less than in a single processor case.

The design of the dual processor card also seems to permit inclusion of a DMA network card into a dual processor configuration. This would require use of the Z80A-DMA support chip as the DMA controller. Since this chip does respond to wait requests, the chip can be controlled by the same output signals developed by the dual processor card. This requires further study; however, it seems very promising. If this can be accomplished, it further extends the possible applications of the universal network interface device.

The complete design of the entire system is shown in Appendix B.

V. Software Design

The last phase of the design process involved the software design. In this phase, the requirements definition functions selected for software implementation were translated into code which accomplished those functions. The first part of this chapter discusses the different constraints associated with the software design effort. This is followed by the segregation of the software functions by processors and a discussion of the design of the individual functions. An assembled version of the software is provided in Appendix C. This assembled version contains detailed documentation necessary to completely understand the software. This detailed documentation will not be repeated within this chapter. Instead, this chapter will provide a general overview of the structure of the software, the different subroutines developed and the data structures used.

Software Design Constraint

The software necessary to operate the universal network interface device was dependent upon the network environment in which the device was employed. The particulars of the network protocol used along with other factors such as the number of communication links and the types of peripherals interfaced influenced the software that was required. The number of variations in peripheral types along with the different network protocols which could be encountered did not allow development of universal routines for those functions which were network-dependent. For those functions, there was a need, however, for software to demonstrate the capabilities of the universal network interface device's hardware and software design. This software could then be modified by the user and incorporated into his programs. This approach was used in the design of those functions which were network-dependent.

Testing. An important factor which influenced the software design effort was the need for simplified software to test the proper operation of the universal network interface hardware/software design. To test the complete features of the universal network interface hardware design dictated that all the different cards (network card, input card and dual processor card) be included in the software effort. This required an operating system be developed for each of the two processors. Within the different operating systems, certain techniques were used to accomplish a given task. For the most part, the techniques selected were the simplest to accomplish that task. This was done to allow easier hardware/software isolation of any problems encountered during the testing phase. While these techniques were adequate for testing, user application programs may require more sophisticated techniques be employed.

Protocol. One simple method to test the complete operation of the universal network interface device would be to connect two terminals to the device and connect the transmit output to the receive input of the Z80A-SIO. This would allow the terminals to exchange messages and thus test the design of the network interface device. However, to implement this testing approach required a structure be developed for the message. The message structure used for the operating systems in Appendix C was based upon the SDLC message structure (Ref 35:1-1) and was as follows:

Flag (01111110)
Destination Address
Message Identification
Sender Address
Text
Error Check--CRC-16 Preset to One
Flag (01111110)

Where this message structure had an affect on the design of the operating system, the software was so noted. If the suggested testing approach is not used, then those parts of the operating systems can be changed to support the new message structure.

Software Functions

The different functions which were selected to be accomplished in software are shown in Table IV. To these functions must be added an additional function, device initialization. This additional function was required as most of the hardware chips selected had different operating modes which were established through software.

If the testing approach previously discussed is used, the different software functions had to be segregated into those to be performed by processor #1 (operating system #1) or the processor #2 (operating system #2) or by both processors. The segregation used is shown in Table IX. This criteria used for this segregation was to isolate the input functions of the interface from the network functions of the interface. This minimized interprocessor communications since each processor was performing mostly independent tasks. This segregation also allowed easier isolation of any software problems.

The table also demonstrates the effectiveness of SADT.

The SADT has modularized the different functions, each

of which can now be implemented through a short block of

code or a subroutine.

Input Processor Operating System

The functions to be performed by the input processor's operating system are listed under the input processor in Table IX. These functions can be further segregated into those functions performed by the main operating system or those functions performed by the entry routines. The word entry technique for the program in Appendix C utilized the interrupt method; however, the interrupt service routine developed could be converted to a subroutine and used for a polling entry method. The segregation of the different functions is shown in Table X. This segregation

TABLE IX

PROCESSOR FUNCTIONAL SEGREGATION

InputProcessor #1	NetworkProcessor #2
Initialization of Devices	Initialization of Devices
Convert to Network Character Set	Store Information
Store Information	Format According to Network Protocol
Identify as Ready to be Processed	Transmit Information to Network
Check for Deletion of Local Information	Determine Routing
Identify as Ready to be Transmitted	Initialize Transmitter
Initialize Transmitter	Identify Information as Sent
Remove Network Protocol Information	Store Information
Transmit Information to Local Receiver	Determine if Error-Free
Recognize End of Message	Deallocate the Storage Space
	Process Information from Network
	Identify as Ready to be Transmitted
	Identify Type of Message
	Process Control Information
	Recognize End of Message

TABLE X


INPUT PROCESSOR OPERATING SYSTEM FUNCTIONAL SEGREGATION

Main Operating System	Service Routines
Initialization of Devices	Convert to Network Character Set
Determine if Local Terminal Busy Initialize Transmitter	Store Information Check for Deletion of Local Information
	Recognize End of Message
	Identify as Ready to be Processed
	Identify as Ready to be Transmitted
	Deallocate Message Storage Space
	Transmit Information

assumed the processor stored the word, thus it was more efficient to perform certain functions upon word entry as opposed to later fetching the word from memory to perform these functions.

Initialization of Input Processor Operating System. The first part of the software design effort was involved with initialization. A composite SA diagram was used to functionalize the initialization process. This composite SA diagram is shown in Figure 5-1. The initialization consisted of two phases, a device phase and an operational phase. In the device phase, the different components on the processor card and the input card were programmed to their desired operational configuration. In the operational phase, the queues and tables needed for the proper operation of the universal network interface device were initialized.

Device Initialization Phase. The method used to initialize the I/O ports was based upon the idea of a linked list (Ref 36:71). Each of the 2651s and the processor board USART were required to have an associated parameter list. The content of the parameter list was dependent upon whether the I/O port was used in the synchronous mode of operation or the asynchronous mode of operation. For the asynchronous case, the parameter list consisted of the following:



list identifier

I/O address of the hold register

Address of the location used to store the memory block address for a local message

Word to be transmitted to the command register

Word to be transmitted to mode register #1

Word to be transmitted to mode register #2

I/O channel address for the Z80A-CTC which supplied the frequency to the 2651

Word to be transmitted to the Z80A-CTC mode register

Word to be transmitted to the Z80A-CTC prescaler register

Address of the next asynchronous 2651 parameter list

All of the asynchronous parameter lists were thus linked together and could be initialized with a looping section of code. A subroutine called ITUART within the loop actually accomplished the initialization. The flowchart for ITUART is shown in Figure 5-2.

The 2651s used in a synchronous mode of operation were initialized in a similar manner. Each of the synchronous 2651s had parameter lists which were linked together. The parameter list consisted of the information contained in the asynchronous parameter list plus three additional entries. These entries were the first synchronous character, the second synchronous character and the delete character. A looping section of code was used to initialize all of the synchronous 2651s within the linked list. The subroutine ITUART was used to output the first section of




Fig. 5-2. Subroutine ITUART Flowchart

information with the latter three entries outputed after the return from subroutine ITUART.

The next group of chips which required initialization were the priority interrupt controllers. These were again organized into a parameter linked list structure. The parameter list contained the following:

list identifier I/O address of PICU

The mask word to be outputed

Address of next parameter list

The two chips still requiring initialization were the processor chip and port A and B of the Z80-PIO. Each of these were initialized with an individual section of code.

Operational Initialization. The operational initialization phase involved the initialization of the different queues and tables required for operation of the universal network interface device. From Table X, it was established that three queues would be required for use by processor #1. A network transmit queue (NWTXQ) was needed to transfer from processor #1 to processor #2 the storage address of those messages to be transmitted on the network. Conversely, a local transmit queue (LOTXQ) was needed to transfer from processor #2 to processor #1 the storage address of those messages to be transmitted to peripherals connected to the inferface. A third queue (LBTXQ) was needed by processor #1 to store the memory address of messages which could not be transmitted to local peripherals because the peripheral was still receiving a previous message.

Each of the queues were designed to be circular in nature with two 16-bit locations used to control queue operation. These 16-bit locations contained the address of the current head of the queue and the address of the current tail of the queue. The queue initialization consisted of setting the head and tail of the queue to the address of the start of the queue.

The other operational initialization requirement was established by the store information function. Within the function was a requirement to determine where an incoming message would be stored. This suggested a table be constructed which consisted of the memory addresses of all unused memory. As the memory was used, it would be removed from the table. It would be put back into the table by the deallocate storage space function. To allow this table to be generated internally required certain information and assumptions be made about the memory structure. First, it was assumed a large contiguous section of memory would be dedicated to message storage. This section would then be broken up into a number of fixed sized memory blocks which would be allocated through the memory table. initialization routine generated the memory table based upon the value associated with certain variables. The values required were the address of the start of the memory table (LOMNTB), the address of the start of the contiguous section of memory (MENST), the number of memory blocks (BLKNUM) and the size of each memory block (BLKSIZ). The

maximum block size was limited to 256 to simplify the operations associated with this value.

Operating System #1 Generalized Subroutine

This concluded the initialization portion of processor #1. The initialization generated a requirement to add/delete memory addresses from different queues and from the memory table. The next section discusses the generalized design of such routines.

Queue Addition/Deletions. The operations associated with a given queue were limited to the addition of a memory block address at the tail of the queue and the removal of the memory block address from the head of the queue. In a network application, there may be a method to identify an important message which would allow it to be added to the head of the different queues. A routine to do this was not included in the operating system. If required, this routine could be easily developed as it would be a slight variation of the other routines. The lock-out method developed for jointly shared queues would support this other routine.

When the need for the different queues was discussed, the information within the queues was shared and changed in two instances by both processors. There could arise a situation where one processor was changing information while the second processor was reading this same information. Thus, entry to the information in the shared queues


had to be controlled to insure only one processor had access to the queue at a given point in time.

The method chosen for control of the gueues was through the use of a queue access word. The processor desiring access to the queue would test a bit to determine if the other processor was using the queue. If not, it would set a bit in the access word to reflect it was using the queue. While this approach was feasible, it could not be directly implemented. A problem resulted because of the instruction execution relationship between the two processors. When one processor attempted to gain access to information in a queue, the other processor could be from one-half clock cycle to any multiple thereof of also attempting to gain access. If the two processors were within a half clock cycle of each other, both would test for the other, determine the queue was free, set if queue status to using, and begin changing information contained within the queue. This clock relationship dictated a more sophisticated access technique be designed.

Since the processors could be so close in synchronization, a delay had to be introduced into the entry routine of one of the processors. Processor #2 was designated as having priority over processor #1 in the use of any of the queues. On attempting to gain entry to any of the shared queues, each of the processors would set unique bits to indicate it was waiting for the queue. They would then test to determine if the other processor was waiting. If

so, processor #1 would jump into a loop, while processor #2 would determine processor #1's status concerning use of the queue. This was accomplished by testing another bit to determine if the queue was in use. If not, processor #2 would set the bit indicating it was using the queue and proceed with its action. If processor #1 was using the queue, processor #2 would be put into a wait loop until processor #1 was through with the queue. The actual code for this is shown in Figure 5-3 with an execution timing diagram shown in Figure 5-4. The timing diagram (case 1) shows that for the case of O.S. #2 attempting to gain access to the queue ahead of O.S. #1 the lock-out code would function properly. Case #2 illustrates the worst case for the situation when O.S. #1 is ahead of O.S. #2 in terms of queue access actions. In this case, O.S. #1 tests the waiting status of O.S. #2 one-half clock cycle before it is changed. Again the lock-out code functions properly as the bit 0 instruction would cause O.S. #2 to be put into a wait loop.

Once the lock-out mechanism was designed, the flowchart for the queue addition and deletion tasks were developed. These are illustrated in Figures 5-5 and 5-6. To insure these algorithms work properly, the queue must consist of an even number of locations with the following structure:




0.S. #1 Code

; set status word to processor #1 waiting ; check if processor # 2 waiting set status word to 0.S. #1 using loop if processor # 2 waiting address of queue status word JP NZ, LOOP SET 0, (HL) (HL) (HL) LD HL, SET 1, BIT 2, Loop

0.S. #2 Code

; set status word to processor #2 waiting; check if processor #1 waiting set status word to processor #2 using jump if processor #1 not waiting
check if processor #1 using loop if processor #1 using LD HL, address of queue status word JP Z, QFREE BIT 0, (HL) SET 2, (HL) BIT 1, (HL) JP Z, LOOP SET 0, (HL) OFREE Loop

Fig. 5-3. Processor Lockout Mechanism






Fig. 5-5. Queue Addition Flowchart




Fig. 5-6. Remove Information from Head of Queue

Start of queue address

XXXXXX

.

xxxxxx

End of queue address

This structure was chosen to reduce processing time associated with the end of queue check. The sixteen-bit subtract instruction which must be used to make this check includes a carry flag subtraction. With this structure, the proper result is obtained irrespective of the value of the carry flag.

Memory Table Addition/Deletion. The actions required to be accomplished on the memory table were similar to the shared queue actions. Since the memory table would be used by both processors, the lock-out code would be required for both actions. The memory table was set up with only a head pointer. This was done to eliminate an end of table check for the addition action. The required actions consisted of addition to the head of the table and deletion from the head of the table. The addition algorithm was very simple and is not presented in this paper. The deletion action was similar to the remove information from head of queue algorithm except that after the lock-out tasks were accomplished, a check had to be made to determine if memory was available. If memory was not available, a wait loop was entered, until a block was freed. This approach was used

since memory was allocated upon receipt from the user peripheral of the first character. In an actual application, a more formalized local protocol procedure could be used which required the peripheral to obtain access to the universal network interface device before sending a message. The right to access would then be conditioned upon whther memory was available or not. The deletion flowchart is shown in Figure 5-7.

Interrupt Service Routines Operating System #1

The next routines developed were those routines which would normally be used to service a teletype or CRT terminal connected to the universal network interface device. Within the routines, certain simplifying limitations were imposed to reduce the complexity of the code. The address information provided to the universal network interface device was limited to two characters. The first character was the destination address while the second character was the sender address. Thus terminal identifications were limited to zero through none or A through Z. This was done to minimize the development of a local protocol for the testing of the universal network interface device. By limiting the address, conversion and packing of multi-character address was not required. To send a message, all the terminal had to do was to begin typing the destination address of the message.




Fig. 5-7. Memory Table Deletion Flowchart




Fig. 5-7--Continued

Operating System #1 Receive Interrupt Routine. This subroutine implemented for a TTY or CRT terminal the receive functions under the service routine breakout in Table IX. The routine would normally be entered upon generation of a character bit stream by the terminal. The character bit streams would continue to be stored until an end of message character was received. Upon receipt of this character, the memory block storage address would be added to the tail of the network transmit queue for further processing by processor #2.

In development of the algorithm for this routine, the situation where a message length exceeded the memory block size was considered. One approach was to link the memory blocks and then transmit the complete message after it was received. However, the message packet transmission concept is gaining increasing support as an efficient method of message transmission. If the memory block size was defined to equal the maximum packet size, then a packeting concept could be implemented. Counter to other decisions which simplified the code, the latter concept was selected as the method to handle message block storage overflow. implement this method required a control word be sent with each message. The control word was organized as shown in Figure 5-8. A one in bit position four signified the message was one packet in a sequence of packets. A one in bit position five signified the message was the end packet of the sequence.




Fig. 5-8. Packet Sequence Control Word

The flowchart for the receive service routine is shown in Figure 5-9. To support this routine required five eightbit words be allocated for use by the service routine.

These words were used to store the address of the memory block allocated to the routine, the current number of words stored in the memory block, and the message control word.

Operating System #1 Transmit Interrupt Routine. The transmit interrupt service routine implemented the transmit functions under the service routine in Table X. It transmitted a word of information in response to a transmit buffer empty interrupt. The flowchart for the routine is shown in Figure 5-10. To implement this routine required eight eight-bit words be allocated for use by the routine. These words were used as follows:

Words 1 and 2 Address of memory block being transmitted Words 3 and 4 Multibuffer address of next memory block Words 5 and 6 Address of multibuffer status word Words 7 and 8 Number of words transferred

The multibuffer address is the address of a portion of memory used to assemble the packet sequences of a message. There can be any number of these multibuffer storage areas in memory. They require 19 contiguous storage spaces




Fig. 5-9. Receive Interrupt Service Routine Flowchart




Fig. 5-9--Continued




Fig. 5-9--Continued




Fig. 5-10. Transmit Interrupt Service Routine Flowchart




Fig. 5-10--Continued

which are used as follows:

Word 1
Word 2
I/O address of the holding register
Word 3 and 4
Address of location used to store the
memory block address of message being
transmitted
Word 5
Sender's address of the message
Word 6 thru 19
Addresses of the different blocks where
the packet sequences are stored

The assembly area status word is organized as shown in Figure 5-11. This completed the design necessary to accomplish the service routine functions.




Fig. 5-11. Multibuffer Status Word

Main Operating System #1

The main operating system performed a monitoring function. It monitored the multibuffer storage areas, the local transmit queue and the local busy transmit queue and took action based upon certain conditions. These actions normally involved enabling of the transmit portion of a 2651 and the loading of the message memory block into the 2651 transmit address location. These functions correlated to those shown in Table X for the main operating system. These would have been the only functions of the main operating

system had the packet concept not been implemented. The packeting concept increased the complexity of the operating system because of the tasks associated with arranging the packets into the proper sequence. Once processor #2 put information into the local transmit queue, operating system #2 had to perform the tasks shown in Figure 5-12.

The network address is correlated to the local address through use of two tables. The first called the network address table (NWADTB) contains the network address of all peripherals connected to the universal network interface device. For each entry in the network table, there must be a corresponding entry in the local address table (LOADTB). The entries required in the local address table are the local I/O address which corresponds to the network address and the address of the location used by the service routine to store the memory block address of the message being transmitted.

The overall flowchart of operating system #1 is shown in Figure 5-13. This then completed the design of operating system #1.

Network Processor Operating System

The functions which are performed by processor #2 and operating system #2 are shown in Table IX. In a similar manner, these functions can be segregated into those functions performed by service routines and those performed by the main operating system. This segregation is accomplished in Table XI.




Fig. 5-12. Local Transmit Queue Flowchart




Fig. 5-12--Continued




Fig. 5-12--Continued




Fig. 5-13. Operating System #1 Flowchart

TABLE XI

NETWORK PROCESS OPERATING SYSTEM FUNCTIONAL SEGREGATION

Main Operating System	Service Routines
Initialization	Store Information
Determine if Message for This Location	Determine if Error-Free
Generate ACK Message	Identify as Ready to be Processed
Identify as Ready to be Transmitted	Network information
Determine Routing	Transmit Information to Network
Initialize Transmitter	Identify Information as Sent
Identify Type of Message	Set Message Timer
Process Control Information	Recognize End of Message
Remove Network Protocol Information	
Deallocate the storage space	

Initialization of Network Processor Operating System. The initialization of processor #2 required devices be initialized. Device initialization was required for the processor, the processor board USART and associated chips, and the network card's Z80A-SIO and Z80A-CTC. Each of these initializations were done in an individual section of code. The Z80A-SIO and Z80A-CTC initialization did employ a parameter list and the capability to link the parameter lists together. For the Z80-SIO, the parameter list consisted of the following:

List Identification I/O address for Port A command Values for the different registers (Ref 28:12-20)
Address of next parameter list

The Z80A-CTC list was organized in a similar manner.

The functions listed in Table XI established the need for four queues. Two of the queues (NWTXQ and LOTXQ) were shared with processor #1. Their use was discussed previously. The other queues which were local queues were designated the network receive queue (NWRXQ) and the network already transmitted queue (NATXQ). The NWRXQ was needed to store the memory block storage address of a correctly received network message pending further processing by the main operating system. The NATXQ was needed to store the memory block storage address of a transmitted network message pending receipt of an acknowledgement for that message. The initialization routine set the head and tail of the NWTXQ, NWRXQ and NATXQ to their respective start addresses.

One other task was completed during the initialization phase. This was to allocate a memory block storage address to the interrupt routine which received network messages. Since only a single communication channel was being tested, the alternative registers set was used to store the information needed to receive a network message. If additional links were added, this information would have to be stored in memory.

Operating System #2 Generalized Subroutines

The generalized subroutines for operating system #2 consisted of routines to add/delete information from the different queues and from the memory table. These routines were identical to those of operating system #1 except for the lock-out code. Since they have been discussed previously, they will not be repeated in this section.

Interrupt Service Routines Operating System #2

The interrupt service routines required for operating system #2 were established by the operational characteristics of the Z80A-SIO. There were four different conditions for each port which caused a unique interrupt address to be generated. These conditions were port transmit buffer empty, external/status change, receive character available and special receive condition. The external/status change interrupt would be generated if the different control signals between the SIO and a modem changed. Since it was

not envisioned the universal network interface device would be tested using a modem, a routine was not developed for this interrupt condition.

Operating System #2 Transmit Routine. The approach used for the transmit routine was a deviation from the above. While the SIO did have the capability to generate an interrupt on a transmit buffer empty, it also had the capability to utilize a programmed I/O technique. Since for an interrupt situation the code would be almost identical to the 2651 case, a subroutine was developed using the programmed I/O capability. This provided another representative code which could easily be modified into an interrupt service routine. In addition, it allowed a faster transmission rate on the receive side as the alternative register set was used for receive storage information. The flow-chart for the transmission subroutine is shown in Figure 5-14.

Operating System #2 Receive Routine. The interrupt service routine for receipt of network messages was simplified through the use of the alternative register set. Only eight instructions were required to accomplish reception. These instructions could be executed in 55 clock cycle which equated in the Z80A case to a transmission rate of approximately 575 kb/s. This same technique could be used for transmission allowing half duplex transmission/reception of about 500 kb/s.




Fig. 5-14. Network Transmit Flowchart

Operating System #2 Special Receive Interrupt Routine.

A special receive condition interrupt was generated by a parity error condition, a RX overrun error condition, a CRC/framing error condition and an end of frame (SDLC) condition. The service routine had to differentiate between these conditions and then generate the appropriate action. The flowchart for the service routine is shown in Figure 5-15. For the case where the message was not error-free, the old block storage address was used to reinitialize the receive alternative register set.

Timer Interrupt Service Routine. One of the functions under service routine in Table XI still had not been developed. This function was the timer initialization associated with any message transmission. Negative acknowledgements are typically not employed in most link control protocols. Instead, an implied not receive correctly message is used. This is accomplished by using a timer to time out the amount of time after a message is sent until an acknowledgement for the message must be received. If the acknowledgement to the message is not received within that time frame, the message is automatically assumed to have been received incorrectly and is retransmitted. The timer interrupt service routine is shown in Figure 5-16.

Main Operating System #2

The main operating system for processor #2 performed a monitoring function. It monitored the NWTXQ and the






Fig. 5-15. Special Receive Condition Flowchart





NWRXQ and performed the actions shown in Figure 5-17 and Figure 5-18. For testing purposes, it was assumed the acknowledgement function would be accomplished by a separate message whose address would be the address for the universal network interface device. A message addressed directly to the universal network interface device was assumed to be an acknowledgement control message.

The network address table was used to determine if the message was for a local subscriber connected to the universal network interface device. This table has been described previously.

Software Design Summary

This concluded the design of the software to support the universal network interface device. Certain functions shown in Table XI were not implemented. The processing of other control information would be link control protocol dependent and was left for user development. The determine-routing function was also not developed. This function increased code complexity without extending the concept being tested. To accomplish this function required another table lookup to determine what network port the message should be transmitted on. Once this was determined, the message could be transmitted or put onto a queue for that port.

The goal of the software design effort was to develop representative code which could be directly used in a real




Fig. 5-17. NWTXQ Flowchart




Fig. 5-18. NWRXQ Flowchart




Fig. 5-18--Continued

network application and simplified code to allow testing of the universal network interface device. The code developed should allow the port A transmit section to be looped to the port A receive section. By using the pseudo link and local protocol developed, messages can be exchanged between terminals connected to the universal network interface device. This should allow the universal network interface design to be tested.

VI. Results and Recommendations

The primary objective of this thesis was to design and develop a small special purpose digital device which could be used for interfacing general peripheral devices to a communication network. The device was to be designed in such a manner as to be flexible enough to provide interfacing for a majority of peripherals into a majority of contemporary networks. The preliminary design for such a device has been completed and is discussed in the next section of the chapter. The final section presents recommendations for continuing the universal network interface device project.

Design Results

The design of the universal network interface device evolved into a modular design approach. This approach was used to provide a degree of universality to the device. The modular approach allows the user to configure the universal network interface device to his particular network environment.

To implement this modular concept, three cards were designed and the development of a fourth card was suggested. The first card, called the input card, provides RS-232C interfaces to connect modems or peripheral devices meeting the RS-232C standard to the universal network interface

device. Each input card has four individual full duplex ports with the number of ports expandable through use of additional input cards.

In a similar manner, a network card was designed to connect the universal network interface device into a communication network. Each network card consisted of two fully duplex RS 422/RS 423 ports with the number of ports expandable through use of additional network cards. The network card has the capability to be employed in networks having transmission speeds of up to 880 kb/s, although at this speed, half duplex, single-link communication could only be supported. To accommodate high speed, full duplex, multi-link operation required the basic network card be supplemented with a DMA capability. The design of such a card was left as a follow-on task to this investigation.

To provide a method to match the throughput of the universal network interface device to the network environment, a dual processor card was developed. This card allowed the universal network interface device to be upgraded to a two microprocessor (Z80A) configuration.

The software developed for the universal network interface device was structured to allow testing of the completed design. It was envisioned the dual process configuration would be tested and thus two operating systems were developed. The software developed did implement the packeting concepts for information transmission. In this configuration, the message is broken into a number of

submessages by the universal interface device and transmitted separately. The submessages are reassembled back into the complete message at the destination.

Recommendations

The recommendations for the universal network interface device involve the construction of an actual device. The first recommendation concerns the microprocessor board to be used. The design of the different cards was based upon the Z80-MCB although the processor selected was the Z80A. The proposed design must be reviewed upon release of the Z80A-MCB specifications to determine if the new board requires any modifications be made to the proposed design.

Once the validity of the design is verified, the following actions need to be accomplished:

- 1. Design the layout for the individual cards.
- 2. Construct the different cards. In this effort it is suggested the Z80-WWB be used. The Z80-WWB is compatible with the other boards in the Z80 series.
- 3. Test the software/hardware design. The software developed should allow messages to be interchanged between peripherals connected to the input card provided the network card port A TX output is connected to the port A RX input. The software developed can be assembled by a Mostek Z80 cross-assembler and loaded through the use of a Z80 PROM monitor.

4. Design and test a network card with a DMA capability. The design of this card should be such as to allow it to operate in a dual processor configuration.

Upon successful completion of the above, the performance of the universal network interface device needs to be evaluated. A determination of the throughput capability of the single and dual processor configuration is required to establish a throughput limitation for the device. These limitations should also be determined for the number of network and input ports which can be connected to the universal network interface device.

Bibliography

- 1. 1842 EEG/EEIC TR 78-5. An Engineering Assessment
 Toward Economic, Feasible and Responsive Base-Level
 Communications through the 1980's. Richard-Gebaur AFB,
 Missouri: 1842 Electrical Engineering Group, 31 October
 1977.
- 2. Kleinrock, Leonard. Queueing Systems Volume II:

 Computer Applications. New York, New York: John Wiley and Sons, 1976.
- 3. ASD-TR-36-11. Management Guide to Avionic Software Acquisition, Volume I--An Overview of Software Development and Management. Dayton, Ohio: Logicon, 1976.
- 4. Myers, Ware. "The Need for Software Engineering," Computer, 11:12-24 (February 1978).
- 9022-73.2. <u>Structured Analysis Reader Guide</u>. Waltham, Massachusetts: SofTech Inc., May 1975.
- 6. 9022-78R. An Introduction to SADT, Structured Analysis and Design Technique. Waltham, Massachusetts: SofTech, Inc., November 1976.
- 7. Manaly, John R. <u>Design of a Laboratory Data Acquisition System (Time Digitization System)</u>. MS thesis. Wright-Patterson AFB, Ohio: Air Force Institute of Technology, March 1978.
- 8. Martin, James. System Analysis for Data Transmission. Englewood Cliffs, New Jersey: Prentice-Hall, Inc., 1972.
- 9. Report Number 1822. Specifications for the Interconnection of a Host and an IMP. Advanced Research Project Agency. Cambridge Massachusetts, Bolt Beranek and Hewman, Inc., April 1973. (AD 759 433).
- 10. Weissberger, Alan J. <u>Data Communication Handbook</u>. Sunnyvale, California: Signetics, October 1977.
- 11. Datapro. The EDP Buyer Bible. Delran, New Jersey: Datapro Research Corporation, November 1978.

- 12. ETA Standard RS-232C. Interface Between Data Terminal Equipment and Data Communication Equipment Employing Serial Binary Data Interchange. Washington, D.C.: Electronic Industrial Association, August 1969.
- 13. MIL-STD-188-100. Common Long Haul and Tactical Communication System Technical Standards. Washington, D.C.: Department of Defense, 15 November 1972.
- 14. MIL-STD-188-114. Electrical Characteristics of Digital Interface Circuits. Washington, D.C.: Department of Defense, 24 March 1976.
- 16. Greene, William and Udo W. Pooch. "A Review of Classification Schemes for Computer Communication Networks," <u>Computers</u>, <u>10</u>:12-20 (November 1977).
- 17. Schwartz, Mischa. <u>Computer-Communication Network</u>
 <u>Design and Analysis</u>. Englewood Cliffs, New Jersey:
 Prentice-Hall, Inc., 1977.
- 18. Doll, Dixon R. <u>Data Communications Facilities</u>, <u>Networks and Systems Design</u>. New York: New York: John Wiley and Sons, 1978.
- 19. 310-D70-30. DCS AUTODIN Switching Center and Tributary Operations. Washington, D.C.: Defense Communication Agency, June 1970.
- 20. Osborne, Adam. An Introduction to Microcomputers Volume II Some Real Products. Berkeley, California: Adam Osborne and Associates, Incorporated, June 1977.
- Zilog, Inc. Z80 Assembly Language Programming Manual. Cupertino, California: Zilog, Inc., January 1978.
- 22. Zilog, Inc. Z80-MCB Hardware User's Manual. Cupertino, California: Zilog, Inc., January 1978.
- 23. Klingen, Edwin E. <u>Microprocessor System Design</u>. Englewood Cliffs, New Jersey: Prentice-Hall, Inc., 1977.
- 24. Zilog, Inc. The Z80 Family Program Interrupt Structure. Cupertino, California: Zilog, Inc., October 1977.
- 25. Intel, Corp. MCS-80 User's Manual. Santa Clara, California: Intel Corporation, October, 1977.

- 26. Texas Instrument, Inc. <u>The TIL Data Book</u> (Second Edition). Dallas, Texas: Texas Instruments, Inc., 1976.
- Zilog, Inc. <u>Product Specification Z80-CPU/Z80A-CPU</u>.
 Cupertino, California: Zilog, Inc., March 1978.
- 28. Zilog, Inc. Product Specification Z80-SIO. Cupertino, California: Zilog, Inc., March 1978.
- 29. EIA Standard RS-423. <u>Electrical Characteristics of Unbalanced Voltage Digital Interface Circuits</u>. Washington, D.C.: Electronic Industries Association, April 1975.
- 30. EIA Standard RS-422. Electrical Characteristics of Balanced Voltage Digital Interface Circuits. Washington, D.C.: Electronic Industries Association, April 1975.
- 31. Motorola Semiconductors Products, Inc. Master Selection Guide and Catalog. Phoenix, Arizona: Motorola, Inc., 1977.
- 32. Fairchild Semiconductor. <u>Linear Integrated Circuits</u>
 <u>Data Book.</u> Mountain View, California: Fairchild Camera
 and Instrumental Corporation, 1976.
- 33. RADC-TR-74-258. Air Force Communications Service
 Digital Transmission Study Volume II Digital Cable
 System Handbook. Griffiss AFB, New York: Rome Air
 Development Center, September 1974. (AD A000 022)
- 34. Loewer, Bob. "The Z-80 In Parallel," <u>Byte</u>, <u>3</u>:60-63, 174-176 (July 1978).
- 35. IBM Corp. IBM Synchronous Data Link Control General Information. Research Triangle Park, North Carolina: International Business Machines Corporation, May 1975. (GA27-3093-1)
- 36. Stone, Harold S. <u>Introduction to Computer Architecture</u>. Chicago, Illinois: Science Research Associates, Inc., 1975.

Appendix A

Structured Analysis Diagrams (Ref 7)

This appendix gives a short description of how Structured Analysis models are constructed and explains the SA diagram conventions used in this paper. It must be noted that the format used to present the models in this paper is not standard according to the rules developed by SofTech. The changes were made to present the models in a manner which is more familiar to readers who have no experience with SA models. Although the format is not that used by SofTech, the diagrams of the models are organized and related according to SofTech procedures, and the conventions used to construct individual diagrams are standard.

The Structured Analysis Design Technique is a general purpose top-down modular technique for modeling functions. The functions may be as varied as farming or manufacturing, but SA was developed primarily as a software requirements definition and design tool. Although a complete SA model actually consists of two models, one for activities and one for data, this paper employs only activity models so the conventions described here are those which apply to activity models.

An SA activity model consists of a series of diagrams which present in progressively more detail the activities

necessary to perform some function. Each diagram represents a self-contained activity which is part of the overall function. A diagram shows how its activity is decomposed into subactivities, and how the subactivities are related to each other. The subactivities in each diagram may then be decomposed on separate diagrams which leads to a tree structure of several levels. At the top is one diagram which represents the whole function, and at the bottom are the diagrams which show the most detailed activities.

Figure A-1 shows how an SA model would appear if all the diagrams were on one page. Of course, in real SA diagrams only one level of decomposition is shown, but the figure demonstrates the top-down nature of SA and the way activities are grouped into modules. In the figure, as in real models, one large box represents the whole function, and that is decomposed into successive levels of related activities. The decomposition process continues until the desired amount of detail has been developed, which may require more levels than shown in Figure A-1. Another thing to note is that while the figure shows only 3 subactivities in each decomposition, any number from 3 to 6 is acceptable.

From Figure A-1, it should be apparent that SA diagrams are constructed with boxes and arrows. In an activity model, each box represents an activity, and is called a node. Arrows represent "data" where the word data is used in a very general sense to include anything that is not an activity. Figure A-2 shows the different meanings




Fig. A-1. Top-down View of an SA Model (Ref 7:162)




Fig. A-2. Arrow Definitions (Ref 7:162)

given to arrows depending on which side of a box they enter or leave. An input is data that is modified by the activity to produce an output. A control is data which may or may not be converted into output, but which in some way restricts the activity (starts or stops it for example). A mechanism is a person or thing which acts as a processor. Mechanism arrows are often omitted when the processor is the same for all nodes. No limit is placed on the number of arrows which may interface with a side of a box, but it is common practice to group related types of data.

Between boxes, arrows may split and join. In general, all branches of an arrow contain the same data unless a branch is given a separate label. This convention is summarized in Figure A-3 which also gives two forms of OR-branches. The OR-branches are used to show that data follows one path or the other, but not both.

When two nodes are related so that the output of each is a control for the other, a special two-way arrow may be used. Figure A-4 shows a mutual control situation with a two-way arrow and the equivalent form with normal arrows. An arrow showing mutual control has two labels separated by a slash; the first label identified data going forward, and the second is the feedback data.

A special numbering system is used to distinguish between nodes at different levels and between nodes at the same level. In an activity model, node numbers are prefixed with the letter A. For preliminary nodes, A is




Fig. A-3. Arrow Branches (Ref 7:164)





Fig. A-4. Arrows Showing Mutual Control (Ref 8:164)

AIR FORCE INST OF TECH WRIGHT-PATTERSON AFB OHIO SCH--ETC F/G 9/2
PRELIMINARY DESIGN OF A UNIVERSAL NETWORK INTERFACE DEVICE.(U)
DEC 78 S C SLUZEVICH
AFIT/GE/EE/78-41
NL AD-A064 059 UNCLASSIFIED 3 OF 3 AD A064059



followed by a dash and a number. Node A-O serves a sheet for the model; the node is simply a box showi outputs, controls, and mechanisms for the function the model is to describe (Figure 2-2). Decompositi in Node AO. Note in Figure 2-3 that each box of th position is numbered; the boxes on all decomposition grams are numbered, and this number is used to form node number. For the activities subordinate to Noc the node number is simply the box number on AO; Pro Local Info in Figure 2-3, for example, becomes Node From this level on, the node number is a combination the node number of the parent diagram and the box r of the subordinate. As an example, the decompositi Process Local Information is given in Figure 2-4, F Receive Local to be Transmitted Information, is ass the node number All. Subordinates of All (Figure : such as Store Information, would have the numbers i so on through the last box number.

A special code called an ICOM code (Input, Co Output, Mechanism) is normally used to identify ar This code was not used, however, for the SA diagra the Universal Network Interface Device. Instead, into and out of a given node were assigned names. example, in Figure 2-5, the arrows going to node I labeled next storage address (Al2) and next storage (Al2). The (Al2) portion of the name thus provide node to which the arrow is going. In Figure 2-7

names appear suffix by (All). In this case, since the arrows are entering a node, the number provided is the node from which the arrow emerged. This to/from numbering convention is used throughout the SA model.

Appendix B

Hardware Circuitry

This appendix provides the complete circuit diagrams for the cards designed as a part of this investigation.

For each of the cards, the different components are identified along with the different signals within the card.

These signals along with the component identification establish the different interconnections required between components. In certain instances, a NOT gate is not assigned a component identification. In those cases, the NOT gate is a 7404. A jumper option is identified by a ——O.




Fig. B-1. Input Card Address Circuitry





Fig. B-2. Input Card Interrupt Circuitry






Fig. B-4. Input Card Data Bus Circuitry





Fig. B-5. Input Card Data Bus Control Circuitry








Fig. B-7. Input Card 2651









Fig. B-10. Network Card Data Bus Control Circuitry






Fig. B-12. Dual Processor Card Al2-Al5 Circuitry





Fig. B-13. Dual Processor Card Address Circuitry






Fig. B-15. Dual Processor Card Data Base Circuitry





Fig. B-15--Continued








Fig. B-17. Dual Processor Card Memory Request Circuitry





Appendix C

Assembled Software

This appendix provides a copy of the assembled versions of the two operating systems developed as a part of this investigation. A Mostek Z80 cross-assemblier was used to generate the object code. This assemblier was modified to allow it to operate on the CDC 6600.

ADDR OBJECT	STHT	LAREL OPCD OPERAND COMMENT
	40	**************************************
	m 4	THIS FOUTINE ESTABLISHES THE OPERATING SYSTEM FOR PROCESS-
	2	OR #1 OF THE UNIVERSAL NETWORK INTERFACE. THIS PROCESSOR
	9	IS ASSIGNED THE FUNCTIONS ASSOCIATED WITH INTERFACING THE
	1	*PERIPHERALS TO THE NETWORK INFERFACE. THE DOFFATING SYSTEM
	80	IS COMPOSED OF TWO MAJOR AREAS. THE FIRST AREA CONSISTS OF
	6	SA NUMBER OF SECTIONS WHICH INITIALIZE THE DIFFERENT CHIPS
	10	*ASSOCIATED WITH PROCESSOR BOARD #1 AND THE INPUT CARD/
	11	CARDS. THE SECOND SECTION ACTUALLY ACCOMPLISHES THE INTER-
	12	FACING FUNCTION. THE DIFFERENT AREAS AND SECTIONS ARE
	13	*EXPLAINED AS THEY ARE ENCOUNTERED AITHIN THE OPERATING
	14	SYSTEM
	15	
	15	THIS SECTION INITIALIZES THE PROCESSOR BOARD CENTRAL *****
	17	PROCESSING UNIT. IT ESTABLISHES THE HIGH DROER BYTE OF
	18	THE VECTOR INTERRUPT TAPLE (ITVTAB), THE LOSATION IN
	13	RRUPT
	20	
000 3E0	21	
0002 ED4F	22	LD R.A ;SET REFRESH REG TO 7ERO
O 400	23	JP ISTART SJUMP OVER RESTART APEA
	54	ORG 650
041	25	ISTART LG HL, INVIA3 : HL=ADDPESS OF VECTOR ADDRESS TABLE
110	56	LO A.H :A=HIGH 3YTE VESTOR ADDRESS TABLE
045	27	LO I.A :I=HIGH BYTE VESTOR ADDRESS TABLE
200 740	28	LD IX, (SPLOS) ; IX=MEMORY ADDRESS OF STACK POINTER
0048 DDF9	59	
040 EDS	30	IM 1 SET INTERRUPT MODE TO VECTOR ADD MODE
	31	TALIZES THE 404 SYNCHRONOUS USARTS.
	32	:USING THE USAPT CHARACTERISTICS LINKED LIST. ALL NON
	3.3	SYNCHRONOUS USART YUST BE INCLUDED WITHIN THE LINKED LIST
	34	TO INSURE PROPER INITIALIZATION. THE FIRST ENTRY IN THE
	35	:LIST MUST BE FOR THE PROCESSOR BOARD USART. FOR EACH

LABEL OPCD OPERAND COMMENT	*USART THE FOLLOWING TUST BE PROVIDED IN DROBER INDICATED*	X W	AGE	* +3 -COMMAND REGISTER WORD	* +4 -MODE REGISTER WORD		* +6 -Z80A-CTC I/O CHANNEL ADDRESS FOR CHANNEL SUPPLY-	A	: +7 -780A-CTC CHANNEL MODE WORD	# +8 -Z80A-CT3 PRESCALER VAL'IE	OF PAPAMETER LIST FOR NEXT N	OUS USART	LAGEL FOR THE PARAMETER LIST . E	TRY	HE LIST MUST HAVE	E PFOCESSOR 30430 U		100		A. (INVIA	(218D), A	A.1100111	(2160), A	A . 1000000	, A	A,1000011	(218D), A		A .C	J A . 3	CNAS'Z	D.1	н,9	CALL ITUART CALL USART INITIALIZATION SUBROUTINE
STHT	36	33	39	0 4	41	745	43	7.7	45	46	14	48	64	20	51	55	. 53	1,5	55	56	57	. 58	59	9	61	62	63	49	55	99	19	68	69	7.0
ADDR OBJECT																		04F 21CC1	052 C	055 3ABF1	058 030	054 3EC	050 030	05E 3E8	060 030	062 3E8	064 030	0 6 6 AF	9 290	068 8	D 690	16C 69	9 090	06E C
A																		0	_,	0		9	,	0	0	3	0	0	9	0	0	0	3	•

		LIST ESS SS CHAR
	11 SECTION INITIALIZES THE SYNCHRONDUS USARTS USING **** 12 :** THIS SECTION INITIALIZES THE SYNCHRONDUS 13 :THE USART CHARACTERISTICS LINKED LIST ALL SYNCHRONDUS 14 :USART MUST BE INCLUDED WITHIN THE LINKED LIST TO INSURE 15 :PROPER INITIALIZATION. THE FIRST SYNCHRONDUS USARI IN THE 16 :TABLE CANNOT BE ASSISNED I/O PORT ADDRESS ZERO SINCE THIS 17 :SIGNIFIES NO TABLE EVIRIES. EACH SYNCHRONDUS USART PARA- 18 : HETER LIST MUST CONTAIN THE SAME EVIRIES AS FOR THE NON 19 :SYNCHRONDS CASE PLUS THE FOLLOWINS ADDITIONS: 11 -FIRST SYNCHRONIZATION CHARACTER 11 -FIRST SYNCHRONIZATION CHARACTER 113 -THE DELETE CHARACTER 113 -THE DELETE CHARACTER 114 -FIRST MUST BE LABELED AND CONTAIN AN EVIRY FOR 11	HL=STARI LOCATION SYN USART LINK LIST 3A=0 3A=0 3A=CONTENTS OF LOCATION SARTOO 3IF ZERO 40 ENTRIES IN LINK LIST SAVE START OF PARAMETER LIST ADDRESS 3CALL USART INITIALITATION ROUTINE 3HL=START OF PARAMETER LIST ADDRESS 3CAVE NEXT PARAMETER LIST ADDRESS 3CAVE NEXT PARAMETER LIST ADDRESS 3C=1/O ADDRESS OF SYN CHARACTER REG 3C=1/O ADDRESS OF SYN CHARACTER REG 3C=1/O ADDRESS FOR SYN CHARACTER REG 3CUTPUT SYN CHARACTER #2
COMMENT	REPEATING STICS LINKED DED WITHIN THOON. THE FIRST IN PORTION THE SAME US THE FOLLOW CHRONIZATION E CHARACTER ASELED AND CORTEST ENTRY	## ## ## ## ## ## ## ## ## ## ## ## ##
D OPERAND	NONSYMONSYMONSYMONSYMONSYMONING CHARACTER JOINT TALL TALL TALL TALL TABLE SOND SYNONSYMONSYMONING THE DELTER THE DELTER THE SARTHON	HL, SARTON HL, SARTON Z, ENDSYN SH HL SH BC C, (HL) C C C, (HL) C C C C, (HL) C C C C, (HL) C C C C, (HL) C C C C C C, (HL) C C C C C C C C C C C C C C C C C C C
LABEL OPC	THE USART USART USART USART USART PROPEF INI TABLE CANN SIGNIFIES WETER LIST SYNCHFCNOL +113- EACH PARAP	SYNC XOR SYNC2 XOR JP JP JP PUSH CALL POP INC LD OUTI CUTI CUTI POP ADD ADD
STMT	988883777777 98888777777777777	11111 10000000000000000000000000000000
OBJECT	036600	21F210 AF 86 CA9A00 E5 CD1603 C5 4E 0C 110300 19 EDA3 EDA3 EDA3 EDA3 C1 AF AF
ADDR	1200	0077 0077 0077 0070 0070 0080 0087 0087

			*****													1 + 2		LIST	R LIST	JUMP	1 + 3	ARAMETER			INTERRUPT			**** L					_	
COMMENT	RESS OF N	USART	SYNCS TREPEAL 145 LOOP FOLION INITIALIZES THE PAIDALTY INTERRUPT	THE PARAMETER	FULLDWING FOR EACH		SS OF PIC	0.50	XT PRIO	R PAPAMETER LIST	S=7H:	DRESS PIC'S	THE - ADDRESS OF MASK WORD	*B=MASK 4030		THL=ADD 3" START OF PARAMETER LIST		TTE OF AD	BYTE OF AD	CEEZ TON FIE	THL = ADD DF START	\$8=HIGH 3YTE OF 100RESS NEXT PARA		•		CONTROL ER PARAMETER LIST	REPEAT 14E LOOP	OCESSOR 8042	O (DIO). PORT A OF PIN IS USED FOR PROCESSOR	AND HAS BEE	ALLIZES PORT 3 OF THE	D OF SURRENT	NFIGURED FOR MODE TWO (BI-DIRECTI	TON AN ACTIVE JUST B SHOULD NOT BE AS-
OPERAND	0.1	н,9	CTION IN	THROUGH	PARAMETER LIST MUST	TERZUPT C	70 ADDFES	-PIC MASK 1	-ADDRESS OF NE	-CONTROLLER	HL, PIC1	C. (HL)	爿	R. (HL)	6, (3)	Η̈́	Ø	C. (HL)	A.C	NZ, PICIA	٦	9. (HL)	A ,3	Z.ENDPIC	0.1	H.3	PICIB	_	۵	I		Η̈́	CANNOT BE	INO PURIO. IN AUDITION
OPCD	2	2	2 0	OLLERS	ETER L	ITY IN		+1 - 5			2	2	INC	1.9	OUT	INC	XOX	2	AND	d O	INC	2	ADD	ď	2	-	ď	S	UT CHIP	USART	INITIALIZED.	J	FORT C	
LABEL	SYNC1		SIHL****	CONTR.	*PARAM	:PRIORITY	*PICXX	••	••	••	ENDSYN	PICIB													PICIA			SIHL	:/OUTPUT	:BOARD USART	ILINI:		THIS FORT	170 6
STHT	0	0	109	*	-	4	-	-	-	-	-	-	-	2	2	2	CI	2	2	2	2	2	2	~	M	3	3	M	3	2	M	2		
ADDR OBJECT		0	00225								105 10	•	,		141					AFOO			_	13500	6	-	00069							
0 ~	9	200	5								~	4	~	t	W	2	Ø	t	æ	O	2	4	00	O	E 60	ထ	ပ					, £1		
A DD	60	600	60								60	60	60	60	DA	DA	Q O	04	DA	DA	DA	OA	OA	OA	0 0 A	03	03					0084		

ADDR OBJECT STMT 141 142 144 145 1085 2167 1089 0086 46 1089	LABEL OPCD OPERAND COMMENT	SIGNED I/O PORT ADDRESS ZERO SINCE THIS ADDRESS IS USED TO SIGNIFY AN INACTIVE PORT 8. THE PARAMETER LIST FOR PORT 8	BEEN ASSIGNED ADDRESS PIO1 AND CONSISTS OF THE FOLLO	1 -1/0 ADDIESS OF	* +1 -PORT 8 MODE WORD	2 -PORT B LOW BYTE VECTOR	BEING USED THEN IT SHO	O ADDRESS ZERO	1C LD HL,PI31 :+	XOR A :A=Z	COMPARE I/3 ADDRESS TO 2	Z, ENDPIO : IF ZERO PORT 9 40T USF	C, (HL) ; C=PORT 3 I/O ADDRESS	C HL : THL=START OF	_	OUTI : OUTPUT . DW BYTE VECTOR ADDRESS	N SET UP THE MEMORY TABLE USED FOR	LCCATION OF MEMORY PLOCKS. THESE MEMORY	FOR MESSAGE STORAGE AND ARE TIXED LENGTH BLOC	THE LENGTH, NUMBER, AND LOCATION OF THE BLOCKS ARE A	INPUTTED ITEM ALONG WITH THE . JOATION O		E USED 3Y TH	UST BE 32531	HESE ARE THE	BLOCKS 4JST	ASSOCIATED	RESS OF THE	TABLE. THE MEMORY TABLE CONSISTS JF THE ADDRESS OF ALL		F MEMORY 3	- SITE OF EACH MF438	- LOCATION OF MEYDRY TABLE	TRED-END OF MEMORY TA9. E ADDRESS	
008 08JEC 085 21EF1 089 9E 03E 23 03F EDA3 0C1 EDA3	STHT	141	143	144		146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	-	_				_	_	_	_	172	17.3	174	175
	ADDR OBJECT								085 21EF1	0 P.B A	99 9	DRA CAC30	4 080	3E 2	DBF EDA	DC1 EDA																			

00C3 E0480111 176 00C7 E0590011 177 00C8 D021431F 178 00C6 D022411F 178 0006 D07401 181 0006 D07500 181 0006 D07401 188 00E2 C20600 187 00E2 C20600 187 00E2 C20600 188	LAREL OPCD OPERAND COMMENT	BC, (9LKNUM) \$BC=NUMBER OF MEMORY	DE, (3LKSI7) ; DE=MEMORY 3LOCK SI7E	IX, LOWNTS : IX=LOCATION FOR MEMORY TABLE	(MNT9PT), IX : MEMORY POINTER TO START OF TABL	HL, (MENST) THL=START ADDRESS FOR THE MEMORY	EHORY	(IX+1), H : MEMORY TABLE = HSH SYTE MEMORY BL	IX		HL, DE	3 9C :8C=NUM9ER DF 8LD3	NZ, ITMEN : REPEAT IF JUMBER	SECTION INITIALIZES THE DIFFERENT DUFUES USED BY	T BOARD PROCESSOR, THESE DUEJES ARE	-LOCAL TRANSMIT 3JEUE STAR	-LOCAL TRANSMIT SUEUE END A	T 3JSY QUEUE START ADDR	T 3JSY QUEJE END ADDRESS	SOTHER LABELS ASSOCIATED WITH THE DUEDES ARE	OF LOCAL FRANSMIT	IL DF LOCAL TRANSMIT QUEUR	AN OF LOCAL TRANSMIT	IL DF LOCAL TRANSMIT BUSY	OUEUE IS CIRCULAR IN NATURE. THE OT	Y THE INPUT PROCESSOR IS THE NETWORK	D 3Y THE NETWORK	APE	XSD -VETWORK TRANSMIT DJEUE STAR	MIT QUEUE	MTT DUEUE HEAL	-NETWORK TRANSMIT QUEUE TAIL	ION ROUTINE SETS THE HEAD AND	UE TO THE START OF OUEUE ADDRESS	 F.	(LOTXHO), HL :SET HEAD
008 08JEST 007 E049011 007 E059001 008 240211 005 007500 009 007500 000 0023 000 0023	STHT	~	~	1	1	8	8	8	8	8	8	8	8	8	8	9	9	6	3	9	Q,	5	9	6	9	0	0	0	0	0	0	0	0	0	0	-
	DOR OBJE	0C3 ED49011	0C7 E059001	008 9021431	OCF 3022411	003 2A021	006 00750	09200 600	000 000	00E 002	DEO	0E1	0E2 C2060																						0E5 214F2	0E8 22482

IL OPCD OPERAND COMMENT	LO (LOTXI), HL :SET TAIL OF LOCAL TX OUEUE TO START LO HL,L9TXS) :HL=ADO J? START J? LOCAL BUSY TX OUEUE	(LBTXTO), HL :SET TATE OF LOCAL TX BUSY TO	医多种性神经神经神经神经神经神经神经神经神经神经神经神经神经神经神经神经神经神经神经	PROPERTY AND THE CROSS OF THE C	经存货的 医医疗 医医疗 医医疗性医疗性医疗性医疗性医疗性	THIS SECTION DEFINES THE MACROS ADDIT AND SUBHD.	ARE USED TO ADD A MEYDRY BLO	TAIL OF A QUEUE (10010) AND TO REMOVE A MEMORY BLOCK	THE HEAD OF A DUEUE(SJ3HQ).	ITH THE MACFOS ARE	#START-ADDRESS OF THE START OF THE CUEUE	#END -ADDRESS OF THE END OF THE DUEUE	#HEAD -POINTER TO THE HEAD OF THE QUEUE	#TAIL -POINTER TO THE TAIL OF THE DUEUE	LIST M	MACR #START, #END	HL, (ATAIL)	(HL) ,3		INC HL :PUT HIGH ORDER BYTE OF THE MESSAGE	(HL),8	H.	井	DE, MEND	HL, 0E	M.A. #BYM	LD HL, #START : HL=ADDZESS OF START OF QUEUE	LD (#TAIL), 4L	ENDM	MACR #START, #END, #HEAD	HL, (#HEAD) THL=ADDRESS OF HEAD OF QUEUE	
LABEL				***	* * * *	:THI	THE	.THE	A DD	: ASS	••	••	••	••		ADDTO			••									A_#SYM		SUBHO		
STHT	2112	++		-	18	19	20	21	22	N	2	2	2	2	2	2	~	2	1	~	3	3	3	~	3	3	.#	4	4	4	J .	+
ADDR 03JECT	00EB 224020 00EE 214938	DF4 22473											•																			

247 247 249 249 250 250 2551	1 0 1 0 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1	CD OPER C HL C HL C HL, D	HEAD OF DUEUE INTO REG C PUT HIGH ORDER BYTE OF ADDRESS AT HEAD OF QUEUE INTO REG R THL=NEW HEAD OF DUEUE ADDRESS SAVE NEW HEAD OF DUEUE ADDRESS THL=CURRENT LOCATION-END QUEUE-CARRY THL=ADD OF DUEUE ADDRESS THL=ADD OF DUEUE ADDRESS
	255 255 255 255 255 255 255 255 255 255	JP M,9_#1YM LD HL,#START R_#\$YM LD (#HEAD), 4L ENDM :////////////////////////////////////	JP M,8_#IYM :IF SUBTRACTION NESATIVE JUMP LD HL,#START ;HL=ADDRESS JF START OF QUEUE R_#\$YM LD (#HEAD),4L :STORE V1_UE OF 4L INTO TAIL ADDRESS ENDM :////////////////////////////////////
	75657	**************************************	PEGINS THE SECOND DART OF THE OPER-***** SOR #1. THE OPERATING SYSTEM MONITORS F (LOTXHO) AND THE TRANSMIT LOCAL BUSY PESSAGE (MEMORY BLDCK ADDRESS) IS DE- LOCAL QUEUE, IT IS REMOVED FROM THE HE MESSAGE IS DETERMINED THROUGH A PK ADDRESS TABLE (WADTR), THE MESSAGE H THE TABLE ENTRIES JNTIL A MATCH IS
~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	271 273 273 273 274 275 275 275 278 278	FCUND. THE LOCATION 4IT A LOCATION WITHIN A LOC ADDRESS TABLE PROVIDES THE MESSAGE CONTROL WOR MESSAGE IS PART OF A ME WORD HAS BEEN ESTABLISH THE MEMORY 9LOCK STORAG IS SENT AS THE LAST EIG USED AS FOLLOWS:	1 :FCUND, THE LOCATION WITHIN THE NETWORK TABLE COPRESPONDS TO 12 :A LOCATION WITHIN A LOCAL ADDRESS [43]E (104DTB), THIS LOCAL 13 :ADDRESS TABLE PROVIDES THE I/O ADDRESS FOR THE MESSAGE, NEXT 14 :THE MESSAGE CONTROL WORD IS TESTED TO DETERMINE IF THIS 15 :MESSAGE CONTROL WORD IS TESTED TO DETERMINE IF THIS 16 :WORD HAS BEEN ESTABLISHED TO HAND, E MESSAGE, THIS MESCAGE CONTROL 17 :THE MEMORY ALOCK STORAGE SIZE, IT IS AN EIGHT WORD WHICH 18 :IS SENT AS THE LAST EIGHT BITS OF THE MESSAGE, THE WORD IS 10 : BIT 0-2 MESSAGE SEQUENCE NIMBER

ADDR OBJECT

STMT	LABEL OPCD OPERAND COMMENT
8	IT 3 SET IF MESSAGE PART OF A SEQU
8	T 4 SET IF END MESSAGE OF SEQUENCE
8	IT 5-7 NOT USED
8	F THE MESSAGE IS DART OF A SEQUENCE, MULTIBUFFER STORAG
a	REAS ARE SCANNED TO DETERMINE IF THE REDELVED MESSAGE
8	PART OF THE SEQJENCE, IF IT IS, THE BLOCK STOPAGE ADDR
8	IS STORED IN THE MULTIBUFFER STORASE AREA JUTIL THE COMP
B	MESSAGE HAS ARZIVED. THESE MULTIPJEFER STORAGE AREA AR
8	LOCATIONS WHERE THE 4ESSAGE'S BLOCK STORAGE ADDRESS CA
9	STORED PLUS A STATUS WORD WHICH SISNIFIES IF THE BUFFERS
291	FULL (BIT 7 SET), NUMBER OF ADDRESSES
σ	BUFFEF AND THE NUMBER NEEDED. IF THE MESSAGE IS NOT A
9	OF THE SECUENCE, THE COMMAND WORD OF THE USART FOR THE
9	SPECIFIED I/O ADDRESS IS TESTED TO DETERMINE IF THE TRA
9	MITTER IS BUSY. IF IT IS THE MESSAGE IS PUT ON THE LOCAL
Q.	TPANSMIT BUSY QUEUE. IF NOT THE TRANSMITTER IS ENABLED
6	AND AN INTERRUPT INITIATED METHOD JSED TO FRANSMIT TH
5	MESSAGE TO THE LOCAL SUPSCRIBER. THE OPERATING SYSTEM
9	MONITOR THE LOCAL TRANSMIT BUSY NJEUE RECHECKS TO SEE I
0	THE TRANMITTER IS BUSY AND EITHER INITIATES TRANSMISSI
0	P REPLACES THE MFSSAGE SACK ON THE QUEUE. SIT 7 OF OF
0	AUFFER STATUS WORDS ARE CHECKED TO DETERMINE WHEN A COM
0	EQUENCE OF MESSASES HAVE BEEN REDELVED.
0	OTHER IMPORTANT LARE,S
0	MBSA01 -STATUS WORD MULTIBUFFER STORAGE AR
0	MBSAR2 -STATUS WORD MULTIBUFFER STORAGE AREA #
0	DIXUR -STATUS WORD OF LOCAL TRANSMIT QUEJ
0	REGISTERS
0	HE OPERATING SYSTEM USES THE PRIMARY REGISTER SE
-	HE SECONDARY SET ARE AVAILABLE FOR JSE BY THOSE PROGRAM
-	HICH INTERRUPT THE 1AIN OPERATINS PROGRAM. THE MAIN O
-	ING DOES USE REGISTERS IX AND IY I'MUS THESE MUST BE SAV
-	HE STACK IF USED BY OTHER SUBPROSPANS
-	****THIS SECTION CHECK THE STATUS WORD OF THE MULT
-	DETERMINE IF THEY ARE COMPLETE. IF ONE IS, THE PROGRA

ADDR OBJECT

OPERAND COMMENT	TO CHECK IF TRANSMITTER IS BUSY. IF NOT MBTXLD TO LODD THE BUFFER ADDRESSES IN THE USART TRANSMIT A AND TO ENABLE THE TRASHITTER. THE MULTIBUFFER TO SECOND THE THE TRASHITTER. THE MULTIBUFFER	WORD FOR THE SJEFER	F USARF HOLDING REGISTER	CATION JSED TO STORE THE MEMORY	FACULY AUDIFESS OF MESSAGE BEING TRANSMIL LUCALLY EACH OF THE USART MAJE A ESSAFION FOR THIS	OF MESSAGE	CATIONS FOR STORAGE OF THE DIFF	ENT MEMORY BLOCK ADDRESSES OF THE	E MESSAGE	TE MEMORY BLOCK ADDITE	-TX 4SG HIGH BYTE ME10RY BLOCK ADDRESS	-MULTIBUFFER ADDESS 3" VEXT MEMORY	-9LOCK ADDRESS	-ADDRESS OF MULTIBUFFER	LJS WOR	-NUMMER OF WORDS TRANSFERRED	-00000000	RUPT	401 :HL=MULTI3UFFER #1 STATUS WORD	TEST IF MESSAGE ASSEMBLY	CCK : IF SET JJ42	102 :HL=MULTI3JFFER #2 STATUS WORD	TEST IF MESSAGE ASSEMPLY	12 :IF NOT SET JUMP	SAVE ANDRESS OF STATUS WORD	THL=ADDRESS OF IV	S OF JSART HOLDING	SET C TO I/O ADDRESS OF		
OPCD	XCK)	AXXE	+1	+5	•	*	+5		SUFFORT THE	TXIIRXX	+1	+5	+3	4+	+5	+	+1	EI	2	PIT	d d					INC	۲.	INC	INC	INC
LABEL	IS EXEC	. MBM	••	•••			••		TO SU	. KESER	•	••	••	••		•	••	MAIN	MAINDI						MBTXCK					
STHT	315	329	2	N	Va	2	N	2	CIC	UM	m	3	17	M	M	M	m	M	3	4	4	4	4	#	4	4	4	348	4	350
ADDR OBJECT																		9 7 7 E	DF8 211	0FR C37	OFO C	100 21253	103 CB7E	105 CA4	108 E	109 2	10A 4	010R 0C	100 0	100 0

COMMENT	: A=COMMAND ADRD	TEST IF IR	I AMDC:	POP STATUS WORD	SUMP TO VEA SECTION	MANS THE USART IX BUFFER POINTERS WITH *****	THE FIRST MESSAGE IN THE SEDUENCE. IT	SUFFER ADDRESS OF THE VEXT MESSAGE	THE ADDRESS OF THE STATUS WORD IN	*LOCATIONS TXURXX+2 THROUGH +5. THIS SECTION IS ENTERED	ON THE STACK AND HE-ADDRESS OF MULTI	., C=COMMAND REGISTER ADDRESS A=CMD WORD	# HL=STATJS WORD + 2	COM BYTE ADD USART TX MEMORY POINTER		THICH BYTE ADD USART TX MEMORY POINTER		15 4323+5=134 RYTE 400	ADJRESS OF	RT TX MEMORY	EMORY 3LOC	PESS OF LA	EQUE		USART TX	1E-132Y BL	SART TX	JS AJRJ+5=LJW BYTE ADD MEN	STATUS WJ2J+7=LJH BYTE ADD OF MEMORY		-COMMAND WOR	PITE OF STATUS	STORE A AT TXURXX + 2	E=TXURX + 3	: A=HIGH 3YTE OF STATUS WORD + 7
OPERAND	A,(C)	0 . A	. Z . MBTXLD	Ŧ	MAINOZ	ECTION LO	DORESS OF	THE MULTI	ENCE AND	XURXX+2 T	ATUS WORD	US WORD+1	7	E, (HL)	Ŧ	D. (HL)	H۲	H.	- HL		E, (HL)	٦	0. (HL)	DE, HL	0E			Ŧ	H	H.	B.A	A,L	(DE), A	30	A.H
OPCO	NI	BIT	٩	POP	a D	THIS S	TAKT A	LOADS	F SEAL	I SNOI	THE ST	R STAT	INC	2	INC	10	INC	INC	PUSH	PUSH	2	INC	2	EX	POP	LOI	LOI	40d	INC	INC	2	2	2	INC	2
LAREL						***	THE S	:ALSO	HI NI:	:LOCAT	*WITH	:BUFFE	MBTXLD																						
STMT				-1	5	2	~	€.	9	0	-	0.	3	4																			38 3	384	
ECT	60	2	901		101																						. 0								
OBJECT	07	C84	A1										~	S	~	N	2	2	W	0	rv	2	S	W	0	EDA	EDA	W	2	~	t	1	12	-	~
ADDR	10	0110	=	11	11								11	11	11	11	11	11	11	12	12	12	12	12	12	12	12	12	12	12	12	12	012F	13	13

COMMENT	T LOC	: HL = ADDRESS OF STATUS WORD	1 +	DF STATU	STORE A AT TXUPXX + 4		: A=HIGH SYTE OF STATUS WORD ADDRESS	STORE A AT TXURXX + 5	PLDI INST DEC 80 SO MUST INC C THICE	0	: A=USART 304MAND WORD	SET TX ENABLE SIT IN COMMAND WORD	HE TR	IF THERE IS	IS THE ME402Y		AN OF DUEUE	OF QUEUE ADDRES		THE HEAD 100RESS - TAIL 400RESS		IS WORD		SCHECK IF PROCESSON #2 WAITING	SUMP IF PROCESSOR IS MAITING	SET STATUS WORD TO PROCESSOR #1 USING	:DISABLE INTERRUPTS	EQ,LOTXS?	OUEUE	•	3 0	PUT HIGH ORDER BYTE OF ADDRESS AT HEAD	TOF QUEUE INTO REG B	JE AD	SAVE NEW HEAD OF QUEUE ADDRESS
OPCD OPERAND	LD (0E), A		0		LD (DE),4	30 0	. н. и	LD (DE), A	S		6 v A	0 . A	0UT (C),A	******THIS SECTION CHECKS	MIT QUEUE. IF	D FROM THE OUEUE	2 LO HL, (LOT X40)	۲٥	~			LD HL, LTX3FR	SET 1,(HL)	RIT 2, (HL)	JP N7, DHLJG	SET 0,(HL)	10	SUBHQ LOTXS3, LOTX	LD HL, (LOTXSQ)	LO C,(HL)		INC HL	LO 8, (HL)	H,	PUSH HL
LABEL														****	.TRAN	: MOVED	MAINOZ					DHLOG							+		:	+	•	+	•
STMT	0	80	8	8	6	6	9	9	0	9	0	9	9	9	0	0	0	7	0	0	0	0	C	0	-	-	-	-	-	-	-	-	413	-	-
OBJECT	12	£1	13	20	12	13	10	12	00	00	7.8	34	E079				4492	E0584320	AF	E052	AZAO	14	BCE	95	24	30	F3			45		23	94	23	E5
ADDR	13	0133	13	13	13	13	13	13	13	13	13	13	13				14	14	14	0149	14	14	15	15	15	15	15	15	15	15		15	0160	16	16

00		I -	LABEL	OPCD	OPERAND HL. 05	COMMENT: HE CURRENT LOCATION-END QUEUE-CARRY
6165		413		. 0	HL	#HL=ADD JF SURRENT TAIL OF OUEUE
16	AGCO	-	•		M, 9_0001	TIE SUBTRACTION VESATIVE JUMP
16		-	•	2	HL, LOTXS9	THE ADDRESS OF START OF SUEUE
16	24F2	-	+8_0001		(LOTXS7), HL	STORE VALUE OF 4L INTO TAIL ADDRESS
16	1442	-			HL, LTXDFR	
17	88	-			0, (HL)	S
17	38	-		RES	1,(HL)	NOT WAITING OR JSING
17		-		EI		SENABLE THE INTERRUPTS
17		-		٩	MAINOL	•
		44	SIHL****	S	ECTION CHECKS	IS 4 HESSAGE ON
		2	:TRANSHIT	B	SY DUEJE. IF THERE IS	THE MEMORY PLOCK ADD
		2	:I/O PORT	4	DORESS IS REMO	THE HEAD OF THE DUEUE
17	A453	2	MAINOS	10	HL, (LPTXHQ)	O OF OUEUE A
17	058	2		LD	DE. (LSTXTQ)	SUEUE
18		2		XOX		*A=0
18	25	~		SAC	HL, DE	RESS
18	AF80	2		٩	Z, MAIN01	P TO ST
18	14	2		2	HL, LGTXHO	OF HE
18		2		2	E, (HL)	-
18		2		INC	₹	THE LOCA. TABLE
18		2		2	D, (HL)	: ADDRESS
18		3		INC	Ŧ	THENEW SURRENT ADDRESS
18		-		PUSH	0 €	SAVE LOSAL TABLE ADDRESS
18		m		PUSH	Ŧ	SAVE CURRENT LOCATION OF QUEUE
13	-	m		2	DE, LBTXEQ	3 OF NUEUE
19	05	2		288	HL, DE	*HL=CURRENT LOCATION-END OF QUEUE-CARRY
19	AA	m		d P	M. MAINSA	SUMP IF VESATIVE
13		M		909	¥	*HL=INVA_ID ADDPESS
19		M		2	HL, L9TXS1	THE ADDRESS OF START OF OUEUE
19		m	*	POP	DE	:DE=LOCA, TABLE ADDRESS
19		t		٩	MAIN38	VEXT PART
0140	£1	4	MAINSA	POP	¥	THE CURRENT LOCATION OF OUEUE ADDRESS
1 A		4		POP	0.5	12
1 A		4	MAINSB	2	C, (HL)	\$80=MEMO*Y

SECONDENT SELOCK STORASE SADDRESS SPUT BLOCK. TABLE ADDRESS ON STA SAVE CURRENT LOCATION—END OF QUE SALE CURRENT LOCATION—END OF QUE SCHENCE STATE ADDRESS SHL=CURRENT LOCATION—END OF QUE SCHENCE STAT OF CUEUE SHL=LOCA. TABLE ADDRESS XSO SHL=LOCA. TABLE ADDRESS THE ADDRESS OF STAT OF CUEUE SET HEAD OF OUCUE SET HEAD OF OUCUE SET HEAD OF OUCUE THE HOLDING RESISTER TX MEMORY POINTER SAVE METORY BLOCK ADDRESS SAVE METORY BLOCK ADDRESS STAVE METORY BLOCK ADDRESS	HL B, (HL) BC DE, (HL) HL, DE HL, DE HL, L3TXSJ HL, NGT ADDRESS TS OF ALL N NECTED TO THE NECTED TO THE NE	OPCO LNC LD PUSH PUSH PUSH PUSH POP LD POP LD POP L	HAINSC TO THE TO	タイとっている ダング カミてい はん とうしょう とうしょう ストンノン くりり りゅうり りゅうりょう とうけい サイヤイ サイヤイ サイヤイ サイヤイ サイヤイ サイヤイ サイヤイ サイヤ	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	010 A D D B A D D B A D D B A D D B A D D B A D D D D
COCREASE MEMORY BLOCK STORAGE LENGTH BY ONE. THIS IS VEEDED SO THE	(IX+0)	DEC	••	111	03	10
		P0P		-	DE1	10
SAVE MENORY BLOCK ADDRESS	90	PUSH		-	S	10
SAVE ME402Y BLOOK ADDRESS	36	PUSH	MAINOU	-	CS	10
ERMINE BY (2 + VALJE) + VALUE	IS DET	TABLE	:LOCAL	_		
DORESS IS MATCHED THE LOCATION WITHIN THE	TWORK AL	THE NE	: ONCE	-		
T TX MEMORY POINTER	TE USAR	IGH BY		-		
TX MEMORY POINTER	E USART	OW BYT		w		
THE HOLDING RESISTER	RESS OF	10 ADD		Ψ		
w	SS TAR	ACORES	: LOCAL	w		
RESS TABLE THE FULLOWING IS INCLUDED IN THE	ORK ADD	E NETW	HL NI:	w		
TO THE NETWORK INTERFACE. FOR EACH ADDRESS	NECTED	ER CON	:SCRIB	w		
ALL NETWORK ADTRESSES OF ALL THE SUB-	STS OF	CONSI	:TA9LE	u		
ESS TABLE (LOANT3). THE NETWORK ADDRESS	AL ADDR	HE LOC	T ONE:	T.		
E USE OF THE NFTHORK ADDRESS TABLE (NMADTB)	DUGH TH	GE THR	*MESSA	w		
ETERMINES THE I/J 400RESS OF THE RECEIVED****	CLION	HIS SE	1++++	w		
	MAINDE	٩		w	3F5	S
	H.	POP		S		8
HL SET HEAD OF QUEJE TO CURRENT	(L9TXH	10		5	2453	a
	HL, L3T	07		5	1493	8
*HL=INVALID & DORESS	٦	POP	MAIN3C	5	£1	9
	MAINDE	a P		S	3F5	α.
*HL=LCCA, TABLE ADDRESS	Η	POP		5	£1	a
SET HEAD OF QUEJE TO CURRENT	(L3TXH	2		5	5453	Œ
HL=CURRINT LOCATION	H	P0P		5	£1	a
	P. YAIN	ď		5	298	4
: HL = CURRENT LOCATION-END OF	HL, DE	280		5	05	D
	DE, L9T	2		4	1403	4
SAVE CURRENT LOCATION	H.	PUSH		4	E5	d
PUT LOCA. TABLE		PUSH	٠	4	90	d
PUT BLOSK STORA	96	PUSH		4	65	-1
: ADDRESS	B, (HL)	2		3	9+	d
: BLOCK STORAG	불	INC		.1	23	d
		OPCD	LABEL	STMT	OBJECT	DOR

COMMENT	TRANSMIFFED TO A LOCAL PERIPHERAL :A=NETWORK ADDRESS OF MESSAGE	ADDRES	MPARE 4 TO	EGUA.	*C=C + 1	*HL=NEXT ENTRY IN NETWORK TABLE	REPEAT FIE LOOP UNTIL GET A MATCH	*HL=ADDRESS OF LOCAL ANDRESS TABLE	A=NETWORK TABLE DFFSFT VALUE	C=2 * n==SET VALUE	: A=2 * OFFSET VALJE + OFFSET VALUE	*C=A	\$B=0	JORESS TABLE	IF THE YESSAGE	AITH I HE MESSAG		C=MESSASE LENGT+		MEMORY	*A=MESSAGE JONTROL WORD	. DF CONTROL WORD			•	•	C=1/0 ADDRESS OF SOMMAND REGISTER	*A=COMMAYD NORD	S ENAB	TIF SET FRANSMITTER BUSY SO JUMP	SE-LOW BYTE OF USART	TX MEMORY POINTER	DEHIGH BYTE OF USART
OPCD OPERAND	A,(IX+2)	HL, NWADT3	(HL)	Z, MAIN'S	0	H.	MAIN4B	HL, LOADIB	A,C	O	A.C	C.A	8,0	HL, BC	NOITCES TX			C,(IX+0)	8.0	IX, BC	A,(IX+1)	4.4	NZ, MULT 01	C, (HL)	0	O	O	A . (C)	0.4	NZ, TX3USY	H.	E, (HL)	Ή
OPCD			CP	ď	INC	INC				RLC		2	2	AOD	THIS NEXT	ESSAGE		2	20	ADD	2	PIT	9	L 0	INC	INC	INC	NH	BIT	٩	INC	2	INC
LABEL			MAINGH					MAIN48							L*****	PA HO:	. WORD							MAINOS									
STHT	479	481	483	484	8	486	487	488	8	064	6	6	9	0	564	5	6	6	664	200	0	505	0	504	0	0	205	0	509	510	511	515	513
ADDR OBJECT	1CA 707	0100 0500 010F 214720	102 9E	103 C	106 0	107 2	108 03020	108 2	10E 7	10F C	1E1 8	1E2 4	1E3 0	1E5 09				1E6 004	1E9 060	015R 0009	150 007	1F0 C967	1F2 C21	1F5 4	1F6 0	1F7 0	1F8 0	1F9 ED7	1FB C	1FD C20	2002	201 5	202 2
4	0,		-	_	_	_	_	_	_	9	_	,	,	0				0	9	_	_	_	_	_	_	0	,	-	,	_	_	_	0

AND COMMENT	- d	TRANSMIT TRANSMIT TRANSMIT TOINTER TOF USART TREGISTER	ALLOSATED A MULTI- ALLOSATED A MULTI- DONE THROUGH A COMPA TE MESSACE, NOTE THIS E ARIVE AT THE INTER E WITH THE SAME TO/FR RECOME IF THE USER TO MESSASE NUMBERING IDE INCLUDED IN THIS SECT	**FROM ADDRESSES WHICH REQUIRED SENJENG.JPON ENTERING THIS **SECTION THE STACK SHOULD CONTAINS THE MEYORY BLOCK ADDRESS MULTO1 PUSH HL **SAVE LODAL TABLE ADDRESS LO HL, M35A01
OPERAND	0, (HL HL A,L (OE),	C C C C C C C C C C C C C C C C C C C	MAIND TION E WHI BBLY S TION THAT O ANO HIS L ESTEM	STAC STAC HL, M HL, M NZ, MU NZ, M HL NZ, M HL
OPCD	600	SET SET DEC DEC	HIS SECUEND SECUENCE THE STATES THE SECUENCE THE SECUENCE THE SECUENCE TENTON SYLLON OF THE SECUENCE S	CN THE SORESS HE SOLE BIT CO CP
LABEL			**************************************	*SECTI MULTO1
STMT		こところこここ	333333333333333333333333333333333333333	6 4 6 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
OBJECT	5年7十十	13 12 0867 00 00 00 ED79	034	E5 211233 CB76 CA3902 C23902 341333 E1
ADDR	20 20 20 20 20 20 20 20 20 20 20 20 20 2	0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	77	0214 0215 0218 0218 0217 0222 0222

COMMENT	:A=STATUS WORD + + =FROM ADDRESS :IY=MEMORY 3LOCK STOPAGE ADDRESS :COMPARE ROOM ADDRESSESNOTE THE OFF- SET VALUE MUST 3E CHANGED TO CORRELATE TO THE MESSAGE STRUCTURE TO THE MESSAGE	ADDRESS OF ASSEMBLY AREA STATUS WORD IF MATCAES JUMP SAVE MEMORY BLOOK ADDRESS SAVE LOOAL TABLE ADDRESS HL=ADDRESS OF STATUS WORD	SEEN COMP JUMP JUMP ROM ASSEMB	RECEIVED ME JUMP ASSEMBLY AR RESS RESS ANGED TO SAGE	9SA02 :DE=ADDRESS OF STATUS WORD LIDZ :IF MATCH JJMP \$SAVE METCH JJMP \$SAVE METCH TABLE ADDRESS \$SAVE LOCAL TABLE ADDRESS CEIVED MESSAGE ADDRESS OTO NOT MATCH THE ***** ER ASSEMBLE AREA, THIS SECTION DETERMINES IF IS AVAILABLE FOR JSE. IF AN AREA IS NOT AVAIL— IS PUT AT THE TAIL OF THE LOCAL TRANSMIT QUEUE. IS SECTION THE STACK SHOULD CONTAIN THE LOCAL D THE MEMORY BLOCK ADDRESS
OPERAND	A, (M9SA 01+4) IY (IY+3)	DE,M35A01 Z,MULT02 IY HL,M35A02	ITDIES .	(HL) NZ,MULT 03 A,(M95A 02+4) IX IX (IY+3)	LD DE, M9SA 02 JP Z, MULTO 2 PUSH IY FUSH HL SINCE THE RECEIVED ME SE MULTIBUFFER ASSEME SEMBLY AREA IS AVAILA THE MESSAGE IS PUT A ENTERING THIS SECTIC
OPCD	000	LD JP PUSH PUSH LO	BIT FOO TO T	900	LD JP PUSH PUSH FUCE TH EMULTI EMBLY A THE MES
LABEL	• • • •	MULT 1A			IN USE A ASSE ARLE T UPON E
STHT	400000	SOBBO	.000000	11112000	5775 5775 5775 5775 5775 5775 5775 577
R OBJECT	A 3A1638 O FOE1 F FOBE03	111 CA7 FDE E5		LOWOF	8 112538 8 CA7902 E FOE5 0 E5
ADDR	0220	22333	005444	33335	0256

```
****
                                                                                                                                                                                                                                                   *MINE IF THIS IS END PART OF THE SEDJENCE. IF THIS IS THE CASE. THE STATUS WORD IS CHANGED TO REF.EST THIS END SEQUENCE NUMBER A TEST IS ALMOST MADE TO DETERMINE IF ALL PARTS OF MESSAGE
                                                                                                                                       PUT MEMORY BLOCK ADD AT END OF NUEUE
                                                                                                                                                                                                            :APDRESS IS STORED IN THE APPROPRIATE PLACE WITHIN THE ASSEMBLY SAREA. THE ASSEMBLY STATUS WORD IS JPDATED TO REFLECT ANOTHER PART OF SEQUENCE HAS BEEN RECEIVED. A CHECK IS MADE TO DETER-
                                                                                                                                                     JUMP TO MONITOR LOCAL TX BUSY QUEUE
                                                                                                                                                                                                                                                                                               SEQUENCE HAVE BEEN RECEIVED. UPON ENTERING THIS SECTION THE
                                                                                                                                                                                              SEEN ALLOCATED AN ASSEMPLY AREA. THE MESSAGE PLOCK STORAGE
                                                                                                           CLEAR THE STACK
BS=MEMORY BLOCK STORAGE ADDRESS
                                                                                                                                                                  ****THIS SECTION IS EXECUTED IF THE RECEIVED MESSAGE HAS
                                                                                                                                                                                BEEN IDENTIFIED AS A PAPT OF A MESSAGE SEQUENCE WHICH HAS
                                                                                                                                                                                                                                                                                                                                                                                                 *HL=MEMORY 3LOCK STOFAGE ADDRESS SAVE ADJRESS OF ASSEMBLY AREA
                                                                                TEST IF ASSEMBLY AREA IN USE
                                        TEST IF ASSEMBLY AFEA IN USE
                                                                                                                                                                                                                                                                                                                                                                                                                            * A=CONTROL HORD OF MESSAGE
                         HL=ADDPESS OF STATUS NOKD
                                                                    HL=ADDRESS OF STATUS WORD
                                                                                                                                                                                                                                                                                                                                                                                                                                        A-MESSASE SEQUENCE NUMBER
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              DE-STATUS NORD ADDRESS +
                                                     IF NOT IN JSE 334P
                                                                                               TH NOT IN JSE JUAN
                                                                                                                                                                                                                                                                                                                                                                     -MEMORY BLOCK STORAGE ADDRESS -MEMORY BLOCK STORAGE ADDRESS
                                                                                                                                                                                                                                                                                                                                                        -LOCAL TABLE ADDRESS POINTER
                                                                                                                                                                                                                                                                                                                                          -ADDRESS OF ASSEMBLY AREA
                                                                                                                                                                                                                                                                                                              REGISTER CONTENTS ARE AS FOLLOWS
COMMENT
                                                                                                                                                                                                                                                                                                                           -END OF MESSAGE ADDRESS
                                                                    HL, M9SA 02
                          HL, M354 01
                                                      Z,4ULT03
                                                                                               Z, MULTO3
                                                                                                                                                                                                                                                                                                                                                                                                                                           00000111
                                                                                                                                                                                                                                                                                                                                                                                                                           A,(IX+1)
OPCD OPERAND
                                        6, (HL)
                                                                                  6, (HL)
                                                                                                                                                     MAINDE
                                                                                                                                         CALL LOTX1
                                                                                                                                                                                                                                                                                                                                                                                                              PUSH DE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                     OE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    OE
                                                                                                                                                                                                                                                                                                                                                                                                                                                         W
                                                                                                                                                                                                                                                                                                                                                                                                  40d
                                                                                                             DOP
                                                                                                                           POP
                                                                                                                                                                                                                                                                                                                                                                                                                                          ONA
                                                                                 BIT
                                                                                                                                                                                                                                                                                                                                                                                                                                                        INC
                                                                                                                                                                                                                                                                                                                                                                                                                                                                     INC
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    CNC
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 INC
                                                                                                                                                     9
                                                                                                                                                                                                                                                                                                                                                                                                                            0
                                                       2
                                                                    5
                                                                                               9
                                                                                                                                                                                                                                                                                                                            ì
                                                                                                                                                                                                                                                                                                                                                                                   ds
                                                                                                                                                                                                                                                                                                                                          90
                                                                                                                                                                                                                                                                                                                                                                                                  MULT 02
LABEL
                                                                                                                                                                                  565
                                                                                                                                                                                              965
                                                                                                                                                                                                                                                                                                                                                                                                                                          613
                                                       586
                                                                    587
                                                                                  588
                                                                                               589
                                                                                                             290
                                                                                                                           591
                                                                                                                                         585
                                                                                                                                                     593
                                                                                                                                                                    169
                                                                                                                                                                                                              265
                                                                                                                                                                                                                           538
                                                                                                                                                                                                                                        665
                                                                                                                                                                                                                                                     600
                                                                                                                                                                                                                                                                    601
                                                                                                                                                                                                                                                                                   209
                                                                                                                                                                                                                                                                                                209
                                                                                                                                                                                                                                                                                                              409
                                                                                                                                                                                                                                                                                                                            609
                                                                                                                                                                                                                                                                                                                                          609
                                                                                                                                                                                                                                                                                                                                                        607
                                                                                                                                                                                                                                                                                                                                                                      608
                                                                                                                                                                                                                                                                                                                                                                                   609
                                                                                                                                                                                                                                                                                                                                                                                                  610
                                                                                                                                                                                                                                                                                                                                                                                                                             612
                                                                                                                                                                                                                                                                                                                                                                                                                                                         614
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      615
                                                                                                                                                                                                                                                                                                                                                                                                                611
                                                       CACTOR
                                                                    212538
                                                                                               SAC702
                                                                                                                                        400500
                                                                                                                                                                                                                                                                                                                                                                                                                            DOZEO1
                            211238
ADDR OBJECT
                                                                                                                                                     C3F501
                                                                                  9280
                                        3 P76
                                                                                                                                                                                                                                                                                                                                                                                                                                          E66F
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    13
                                                                                                                                                                                                                                                                                                                                                                                                                                                        13
                                                                                                                                                                                                                                                                                                                                                                                                                                                                     13
                                                                                                                                                     276
                                                                                                                                                                                                                                                                                                                                                                                                              027A
                                                                                                                                                                                                                                                                                                                                                                                                                            0279
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0281
                                         4920
                                                       0266
                                                                    0269
                                                                                 0260
                                                                                               026E
                                                                                                                           0272
                                                                                                                                         0273
                                                                                                                                                                                                                                                                                                                                                                                                                                         027E
                                                                                                                                                                                                                                                                                                                                                                                                                                                        0280
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0283
                             0261
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0282
                                                                                                               0271
```

COMMENT	SET UP SOUVTER TO DETERMINE PROPER ASSEMBLY AREA STORAGE ADDRESS FOR THE MEMORY BLOCK ADDRESS	SIF MINUS JUMP DUT OF LOOP	:INCREMENT THE ADDRESS BY TWO	••	*REPEAT FIE LOOP	STORE THE MEMORY	*BLOCK ADDRESS AT	SAPPROPRIATE LOCATION	:OF THE ASSEMBLY	: AZEA	*A=CONTRO, 43RD 3F MESSAGE	#HL=ADDRESS OF STATUS WORD	*TEST IF END OF SEQUENCE MESSAGE	IF END DE SEQUENCE JUMP	SINCREMENT THE STATUS WORD TO REFLECT			SET BIT SIX OF STATUS WORD TO ZERO.	14	H	. USE. IT 4JST BE SET TO ZERO TO	ALLOW COMPARISON OF BITS 0-2	WITH 9IFS 3-5	*B=MCDIFIED STATUS WORD	SHIFT BITS 3-5 OF MODIFIED STATUS	SHORD INTO SIT POSITION 0-2. THESE BITS	MBER	. REGIST	F MESSAGE	RECEIVE	:A EXCLUSE OR WITH B	JUMP NOT ZERO TO LOCAL TX QUEUE MONITOR	SET STATUS WORD TO ASSEMBLY COMPLETE
OPCD OPERAND	⋖	M, YULT2A	0E		MUL T23	A,L	(OE), A	0.5	A . 4	(DE) , A	A.(IX+1)	H.	5,4	NZ, MULT 20	(H)		A, (HL)	6,4						9.4				3,9	6.1	5,3	6	NZ, MAIN 02	7, (HL)
OPCD	DEC	٩	INC	INC	9	1 0	2	INC	2	2	2	POP	TIG	a P	INC		2	RES						2	PRA	RRA	RRA	RES	RES	PES	XOR	9	SET
LABEL	MULT28					MULTZA									MULT 2D	••			••	••	••		••										
STMT	619	N	2	2	2	2	2	~	2	3	3	3	3	M	3	3	3	3	M.	4	1	t	+	4	t	t	4	4	4	5	S	S	S
OBJECT	30		13	m									98					C887										89					95
A003	0285	28	0289	28	28	28	23	29	53	58	53	29	53	29	29		53	029E						2A	24	24	2	24	2 A	0248	2 A	23	2 A

COMMENT	654 JP MAINDI : JUMP TO START OF DPERATING SYSTEM	*A=END OF SEQUENCE NUMBER	SHIFT END OF SEDDENCE NUMBER	TO BITS & THROUGH 5 OF	:REGISTER A	: B=CURRENT ASSEMBLY STATUS WORD	SET BITS 3 THROUGH	\$5 OF CHRRENT STATUS	: WORD TO ZERO	SUPDATE THE ASSEMBLY AREA STATUS WORD	#WITH END D= SEDJENCE NUMBER	SJUMP TO SHECK IF ALL SEQUENCES RECEIVE	EXECUTED IF THE RECEIVED SEDUENCE MESSAGE	IN THE ASSEMB. Y AREAS AND AN ASSEMBLY	R USE. THIS SECTION SET THE ASSEMBLY	ADS THE TO/FROM ADDRESS OF THE MESSAGE IN	PON ENTERING FAIS SECTION THE REGISTER	OWS:	AGE ADDRESS	K ANDRESS	ASSEMBLY AREA STATUS WOOD	ADDRESS POINTER	K STORAGE ADDRESS	SET ASSE43_Y STATUS WORD TO IN USE	: DE=ADDRESS OF STATUS WORD	"HL=LOCA, TABLE ADDRESS	SAVE LOSAL TABLE ADDRESS	SAVE STATUS WORD ADDRESS		COAD I/3 ADDRESS AND USART TX	THEMORY SOLVIER ADDRESS INTO THE	SASSEMBLY AREA	JA=FROM 1002ESS OF MESSAGE NOTE THIS	OFF-SET VA_UE 4UST BE CHANGED	TO CORRE ATE TO TAE MESSAGE
OPERAND	MAIN 91	00000111	4	A	A	B, (HL)	3,3	6.4	5.3	8	(HL), A	MULT23	SI NCIL	OF THUSE	LABLE FO	USE, LO	AREA.	AS FOLL	OF MESS	10 RY 8 LD C	RESS DF	AL TASLE	10RY BLDC	6,(HL)	DE, HL	H	H	OE	90				A, (IY+3)		
OPCD	٩	AND	RLC	S.C.	RLC	2	RES	RES	RES	X0X	2	d d	IS SEC	PART	S AVA	TO I	SEMBL	TS ARE	LEN	-ME	-AD	-100	w Z	SET	EX	POP	PUSH	PUSH	INC	LDI	LOI	LOI	2		
LABEL		MULT2C											ユーャ・・・	TON SI:	: APEA I	:STATUS	THE AS	CONTEN	×i .	۱۲ ۲	₩	· SP	••	MULT 03										••	••
STMT	4,59	659	959	657	658	629	660	661	299	663	499	665	665	199	668	699	673	67.1	672	673	419	675	676	677	678	619	686	6.81	682	683	8	8	8	8	œ
ADDR ORJECT	280 C3F	0233 E66F	285 CR0	297 680	239 CB0	598 4	2°C C89	29E C	2CO CAA	202 A	203 7	2 C4 C												2C7 C	209 €	2CA E	208 E	200 0	0200 13	2CE EDA	200 EDA	202 E	204 FD7		

OPCD OPERAND COMMENT		JP MULTO2 *****THIS SECTION IS EXECUTED IF THE JSART FRANSMITTER ****** *WAS BUSY TRANSHITTING A PREVIOUS HESSAGE, THIS SECTION PUTS *THE MESSAGE ON THE TRANSMIT LOCAL BUSY QUEUE, THE FOLLOWING *INFORMATION IS PUT ON THE QUEUE IN THE ORDER SPECIFIED ******** *************************	HIGH BYTE LUCAL TABLE ADDRESS LOW BYTE MEMORY BLOCK ADDRESS HIGH BYTE MEMORY PLOCK ADDRESS ENTERING THIS SECTION THE RESISTERS CONTENT HL - LOCAL TABLE ADDRESS SP - MEMORY BLOCK STORAGE ADDRESS PUSH HL : SAVE LOCAL TABLE ADDRESS OF TATE OF	LU HL, (LBIXID) : HL=AUDZESS UF INIL UP UDEDE POP DE : STORE T4E LOCAL TABLE INC HL : ADDRESS AT THE TAIL OF INC HL : HE QUEJE INC HL : NEW CURZENT LOCATION LD DE, L9TXEQ : DE=ADDZESS OF END OF QUEUE-CARRY SBC HL, DE : HL=CURRENT LOCATION-END OF QUEUE-CARRY JP M,TXBUS1 : SKIP NEXT PART POP HL : HL=INVALID ADDRESS LO HL, LBTXSQ : HL=ADDRESS OF START OF QUEUE	
LABEL		WAS B THE M	UPON TXBUSY		TXBUS1 TXBUS2
STMT	80000	000000	00000000	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	こところり
ADDR OBJECT	0207 12 0208 E1 0209 01	20A G	200 E5	0251 01 0252 03 0253 23 0254 72 0255 23 0256 55 0257 114C39 025 FAF602 0257 214938	2F5 65F70 2F7 01 2F8 73 2F9 23 2FA 72

COMMENT	•	SAVE THE CURRENT LOCATION ADDRESS	*DE=ADDRESS OF END OF DUEUE	#HL=CURRENT LOCATION-END OF QUEUE-CARRY	TE POSITIVE JUND	*HL=CURPENT LOCATION	"HE :TAIL OF SUEUE = SURPENT LOCATION	SJUMP TO JOSAL TX QUEUE MONITOR	*HL=INVA_ID ADDRESS	THE ADDRESS OF START OF	TAIL OF 3UEUE = SURREN	SJUMP TO JOSAL TX QUEUF MONITOR	经收益债券 计电子设计 医水子 医二甲甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲	SURSOUTINE INITIALIZATION ***********	作中语: 各种社会会是在各种的现在分词 经存货的 医阿拉氏氏征 化阿拉洛斯的人名 医克洛斯氏征 医阿拉斯氏征 医阿拉氏征 医氏管检查检查检查 医格特氏征 医阿拉氏征 医阿拉氏征性 医阿拉氏征性 医阿拉氏征性 医阿拉氏征性 医阿拉氏征性原原性 医阿拉氏征性原原性原原性原生 医阿拉氏征性原原性原生原生原生原生原生原生原生原生原生原生原生原生原生原生原生原生原生原	UTS INITIALIZATION WORDS TO THE VARIOUS	H PROCESSOR 33133 #1 AND THE INPUT CARD. THE	INFORMATION 3E IN THE FORMAT OF THE NON	SYNCHFONOUS USART PARAMETER LIST DESCRIBED PREVIOUSLY. UPON	R MUST CONTAIN THE ADDRESS OF THE FIRST	ER LIST. UPON EXIT THE 3C PEGISTER	NEXT PARAMETER TABLE IN THE LINKED LIST	: A=3	:A=I/O ADDRESS OF HOLDING REGISTER + 3	40	•	•	#HL=START 3" LIST ADDRESS + 3	SOUTPUT SOMMAND ADRO	C=ADDRESS OF MODE PEGISTERS	COUTPUT 43DE RESISTER #1 WORD	7	C=Z80A-STC CHANNEL I/O ADDRESS		#OUTPUT 2301-CT3 43DE WORD
OPCD OPERAND	INC HL	PUSH HL	DE, LBTXED	0			LO (L3TXT3), HL	MAINO2	POP HL			MAINDS	**************	BUS *****	*******	ROUTINE OUTP	SOCIATED WIT	REQUIRES THE	DUS USART PA	E HL REGISTE	THE PARAMET	A DORESS 0=	J A . 3	AUD A, CHL)	A.0 C		INC HL	INC HL	OUTI	DEC C	OUTI	DUTI			CUTI
LABEL OF	î	ā	70	S	ar ar	ď	ב	7	TXBUS3 P(5	9	م	****	****	****	THIS SUB	CHIPS AS	: KOUTINE	: SYNCHFONG	: ENTRY THE	:ENTRY IN	:CONTAINS	I TUART L	A	רם	î	ī	ī	0	0	ŏ	6	2	ñ	ธ
STHT	2	2	2	2	2	C	m	M	3	m	~	M	3	M	M	M	4	4	4	4	. 1	+	t	+	4	t	w	5	5	5	5	S	5	757	S
ADDR OBJECT	2FB 2	SFC E	2FD 114	300 ED	302 F20	305 €	306 2247	309 63410	30C E	93	310 2	313 C3410											316 3	318 8	319 4	31A 2	310 2	310 2	310 E	31F 0	320 ED	322 E	324 4	0325 23	326 E

LABEL OPCD OPERAND COMMENT	H	OF ADD NEXT PA	·····································	· · · · ·	THIS SUBROUTINE REPRESENTS A TYPICAL INTERRUPT SERVICE ROUTINE	*FOR TEANSMISSION OF A CHARACTER TO AN ASYNCHPONOUS ITY OR CRI. *THE ROUTINE IMPLEMENTS THE MESSAGE SEQUENCING FEATURE OF THE	10 :INTERFACE THROUGH THE USE OF THE MESSAGE SOMIFOL WORD. UPON 11 :GENERATION OF A CHARACTER NEDED INITIATED INTERRUPT. THE	SERVICE ROUTINE CALCULATES THE STORAGE ADDRESS AND OUTPUTS	THE NEXT WORD TO THE USART. THE ROUTINE THEN CHECKS TO	CONTENT OFFICE IT THE WORD IS THE END OF MESSASE. IF IT IS THE	*KOOLINE CHECKS IT THE MESSAGE MAS A TAKE OF A SETUENCE OF *MESSAGES, IF NOT THE TRANSMITTER IS DISABLED. IF IT WAS A	PART OF THE SEQUENCE THE USART TX YEMORY POINTER IS UPDATED	*WITH NEXT BLOCK ADDRESS OF THE SEDJENCE. TO SUPPORT THIS	ROUTINE EIGHT EIGHT BIT WORDS HUST BE ALLOCATED FOR USE BY	TAIDAY -TY ACC TOW BYTE MEMORY BLOCK BODDENS	* +1 -TX 4SG HIGH BYTE ME40RY BLOOK ADDRESS	# +2 -MULTIR'IFFER ADDESS OF VEXT MEMORY	: +3 -9LOCK ADDRESS	* +4 -ADDRESS OF MULTIBUFFER	: +5 -STATJS WOPD	* +6 -NUMMER OF WORDS TRANSFERRED	\$ -200000000	THE I/O PORT ADDRESSES USED ARE 7530 THROJGH FOUR	SATXO1 EX AF,AF SAVE THE REGISTERS OF	THE INITIAL PROPERTY OF STORY STORY	LO HL, TXURO1+6 ; HL=NUM9ER OF MORDS TRANSFERRED	
STMT	759	762	764	765	167	768	770	772	773	774	776	777	778	779	784	782	783	784	785	785	787	788	789	190	131	793	
ADDR OBJECT	0328 EDA3 0324 4E 0329 23	32C 4																						32E 0	32F 09	0334 214338	

OPERA4D COMMENT	(HL) :NUMMER 3- 40RDS TRANSFERRED + 1	11	HL SAVE N'143ER OF 4020S TRANSFERRED	HL, BC : HL=LOCATION OF VEXT WORD TO BE SENT-	HL SADJUST FOR +1 9LOCK STORAGE SITUATION	A, (HL) : A=WORD 13 3E TRANSMITTED	(0), A COUTPUT A TO USART HOLDING REGISTER	: A=ME	UR01+6) :E=N	: COMP	Z,TXED01 :IF ZERO END OF MESSAGE SO JUMP			-	PPOGRAM RESISTERS	RETURN FROM INTERRUPT	NTRO	: DETERMINE IF MU_TIBUFFER MESSA	ED14 ; IF MULTIBUFFER MESSA	A.(3) :INPUT COMMAND WORD		A :DISABLE THE TRANS		1+5),4	DALMEN : RETURN FIE MEMORY BLOCK		THE ADDRESS OF CONTROL WORD	5, (HL) : OETERMINE IF END OF MULTI BUFFER MSG	SIF IT IS JJMP	1+5		HE SHEMORY 3LOOK ADDRESS INTO	D, (HL) REGISTER DE		
OPCD	INC	2	PUSH	ADD	INC	2	CUT	2	2			2	_	EX	EXX	RETI	INC	DIT	9	NI	BIT	מחד	2	2	CAIL	٩	INC	PIT	a D	רם	2	INC	2	INC	•
LABEL												TXRT01					TXED01			TXE018							TXED1A								
STMT	5	795	9	9	9	9	0	0	C	0	0	0	0	0	0	0	-	-	-	-	-	-1	-	-	-	44	2	2	2	2	C	2	2	CI	0
08JEST	45	244338	£5	60	23	7.E	0300	GA	E0584338	38	A5	3E08	31	90	60	E040	23	96	58	30	176	5303	EO	2433	20	34A0	23	96	283	A 3	5E	23	95	23	923266
ADOR	33	1338	33	33	33	33	33	+	34	34	34	34	34	34	34	35	35	35	35	35	35	35	35	36	36	36	36	36	36	36	37	37	37	37	77

8 4.	JP TXED18 ***********************************	**CHARACTER STORED. SUBSEQUENT CHARACTERS ARE STORED AFTER CHECKING FOR A USER PROGRAMMED DELETE OR END OF MESSAGE CHARACTER. IN ADDITION, A CHECK IS MADE TO DETERMINE IF THE MESSAGE EXCEEDS THE USER SPECIFIED MEMORY BLOCK SIZE. IF STIT DOES, THE APPROPRIATE CONTROL ADDITIONALISE OF THE MESSAGE AND THE MESSAGE PUT ONTO THE NETWORK TRANSMENT OUTLOSE. TO SUPFORT THIS ROUTINE. FIVE EIGHT BIT WORDS	ALLOCATED FOR USE BY THIS ROUTINE. THEY ARE AS FOLLOWS RXX1EMORY BLOCK STORAGE ADDRESS +1 -FOR MESSAGE STORAGE +2 -CURPENT MESSAGE LENSTH +3 00000000 +4 -MESSAGE CONTROL WORD
ب ُ	* * * * D H D H L	SAGE THESS	RXX T+++
LABEL TXFD1C	ROUT RAPA	CHECKIN CHECKIN CHARACT THE MES II DOES	RXU RXU
8330 8331 8331 8332 8334 8335 835		4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	1 4 1 4 1 4 1 4 1 W W
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		
9JEC 0533 0630 3440 7	80 80 80 80 80 80 80 80 80 80 80 80 80 8	හි සි සි සි සි සි සි	

	ADDR	ADDR OBJECT	STHT	LABEL	OPCD	OPERAND	COMMENT
			964			<i>v</i> s	SPECIAL INST.
			865	:SPECIA	L CONS	IDERATIONS A	POTH THE
			866	: DEL ETE	CAPAR	ILITY AND TH	APAPILITY
			867	MORE THAN	HAN TH	IE PREVIOUS C	HARACTER IS DELETED IT IS POSSIBLE
			868	:TO TRY	AND	PELETE A CHAF	HICH IS A
			869	:READY (ON THE	TRANSMIT OU	EUE. TO PREVENT THIS, DELETIONS
			870	:SHOUL P	BE LI	MITED TO ONE	CHARACTER.
	33		871	SARXO1	EX	AF, AF . SAVE	THE REGISTERS OF
	38		872		EXX		THE INTERAIPTED PROGRAM
	038E	E0493838	80		2	8C, (RXUR01)	\$80=MEMORY BLOCK STORAGE ADDRESS
	39		874		XOR	A	:A=0
	39		875			A ,3	BYTE 9.03K STORAG
	39		876			A . (0)	3 4 FROM I/O PORT ADD
			877				115 ADDRESS
			873	•			RRELATE MITH USART
			879	••			
			283	POD ANY	0	CONVERSION	
			881	THAT I	S	NECESSARY	
	1396	O	882		9	Z,NDMN01	: IF ZERO VEED MEMORY SO JUMP
	0399	FE3F	883			3FH	COMPARE WITH SPECIFIED DELETE CHAR
			884	••			DELETE CHA IS USER DEFINED
	39	C40403	885		٩	2,0ELF01	TE SAME SHARACTER THAN JUMP
	C39E	FE24	885		dS	.2.	COMPARE AITH SPECIFIED END OF MSG CH
			887	••			INED
	3.4	CA0903	838		3		
_	3.4	-	688		07	HL, RXJ201+2	THE ADDRESS OF LEASTH OF MESSAGE
	34		890		O	(H)	INCREMENT THE MESSAGE L
	3.4		80			DE, (RXJRU1+2	:DE=NEW 4ESSAGE LENGTH
_	0348	90	892		I	0.5	SAVE NEA MESSAGE LENGTH
	34		893		2	HL, (9LKSIZ)	#HL=MEMORY 3LOCK SIZE
	34		468				*CARRY F. 45 = 1
	30	E052	695			HL, 0E	#HL=BLOCK SIZE - SURRENT LENGTH - 1
	38	AF	896		9	Z, EXMNO1	IF ZERO AILL EXCEED MEMORY NEXT TIME
			897	••			THUS MIST STORE THIS CHARACTER
			868	••			IN NEW JEHORY BLOCK AND STORE

RAVD COMMENT	THE MESSAGE CONTROL WORD AT	THE NEW ASSIAGE STAGTH	THE BLOCK STORAGE ADD + NEW MSG LENGTH	STORE THE INPUTTED WORD	SLOAD A WITH PRIDRITY CONTROLLER MASK	WORD NOTE THIS MASK HORD	IS USER SPECIFIED	COUTPUT 4154 WORD TO I/O ADDRESS OF	PRIORITY CONTROLLER THUS REACT-	TIVATIVS Y 4E CONTROLLER	NOTE THIS ADDRESS MUST COR-	RELATE AITH INPJT BOARD	ORE THE INTERRUPTED	PPOGRAM RESISTERS	SENABLE INTERRUPT	RETURN FROM INTERRUPT	SAVE THE RECEIVED CHAPACTER	SALLOCATE & MEMDRY BLOCK	:LOAD NEW 3_DOCK ADDRESS INTO USART	RX MEMORY POINTER	: A=0	SET CONTROL WORD TO ZERO	= 5	RESTORF THE RESELVED CHARACTER		:HL=MESSASE LENGT4 ADDRESS	SDECREMENT MESSASE LENGTH	SJUMP TO RETURN SECTION	: HL = MESSASE L ENGT 4 ADDPESS	SINGREMENT MESSAGE LENGTH	THE -NEW MESSAGE LENGTH	: HL=BLOCK STORASE ADDRESS + MSG LENGTH	CONTROL WORD ADDRESS	#A=CONTROL WORD
OPCD OPERAND		¥	•	(HL), A	A,000010308			(540),4					AF, AF : ?EST				AF	ALLMEN	(RXUR01),9C			(RXUR01+4), A	HL, 02	AF		HL, RXJ201+2		11	301+2		KUR01+2		1201+4	
OPCD		POP	ADD	2	2			DUT					EX	EXX	EI	RETI	PUSH	CALL	2		XOR	2	2	d0d	9	2	DEC	9	2	INC			2	2
LABEL			GTMN01		SP0601	••	••				••	••					NOWN 01			••						DELE01			EOM01					
STHT	899	0	0	0	0	0	0	0	0	0	-	-	-	-	-	-	+1	-	-	-	2	01	2	2	2	2	2	~	2	2	M	M	m	m
ADDR OBJECT		W	60 9	~	m			0318					0	0	u	0403	u	0036	E0433		A	3	21020	u	O	21343	3	633	213A3	2	2	60		7
ADDR		39	0386	38	33			0334					M	3	m	039F	3	3	m		30	36	30	30	30	30	30	30	30	30	30	35	03E3	35

A DDR 0	ORJECT	STHT	LABEL	OPCD	OPERAND	COMMENT
3E7 C	BEF	M		SET	5,4	SET END OF MESSAGE BIT
0359 7	1	3		2	0,0	STORE CONTROL WORD AT END OF MESSAGE
3EA 3	A3A38	~			301+2)	:A=MESSASE . ENGTH
3ED 0	2	3		2	4	STORE LENGTH AT STAFT OF MEMORY BLOCK
3EE C	03204	3		CALL		PUT MESSAGE ON NETHORK IX QUEUE
3F1 A	u	3		XOR		
3F2 3	2	4		2	(PXURU1+1), A	SET HIGH BYTE OF USART RX PTN = ZERO
3F5 3	0 3	4		2	A,1	:A=1
3F7 3	2343	4		07	+2),	SET MESSAGE LENGTH = 1
3FA C	33	T		٩	SP0601	SJUMP TO RETURN SECTION
3FD E	1	J	EXMN01	904		THE INCREMENTED MESSAGE LENGTH
3FE 0	6	t		ADD		THE BLOCK ADDRESS + NEW MSG LENGTH
3FF E	3	4		EX		: DE=STORASE ADDRESS
2 004	13	+		2	HL, RXJ201+4	*HL=CONTROL WORD ADDRESS
403 C	956	4		SET		SET MESSAGE SEDUENCE 9IT
3 504	DA	4		100		STORE CONTROL MORD AT THE STORAGE ADD
0 10t	03	5		CALL	UMIXO	PUT MESSAGE ON NETWORK TRANSMIT QUEUE
40 A C	2	5		PUSH		SAVE PREVIDUS 9100K STORAGE ADDRESS
408 F	5	5		PUSH		SAVE THE INPUTTED CHANACTER
0 004	0360	5		CALL	ALLMEN	SET NEW BLOOK STORAGE ADDRESS
3 40ty	0433838	S		2	11,90	STORE 9.334 ADD IN USART RX MEMORY PNI
413 2	1020	S		2		;HL=2
416 0	6	S.		40D	30	THE = ADDRESS OF FIRST AVAILABLE STORAGE
417 0	1	2		POP	DE	OE=PREVIDUS BLOCK STORAGE ADDRESS
418 E	9	5		EX	٠ ٦	THE PREVIOUS BLOOK STOFAGE ADDRESS
		5				DE=FIRST AVAILABLE STORAGE
		9	••			BLOCK ADDRESS
419		9		INC	H.	THE = ADDRESS OF START OF INFORMATION
041A 2	3	9		INC	H →	FROM PREVIOUS MESSAGE
418	10	9		2	2	\$80=NUMMER OF WORDS TO BE DUPLICATED
41E		0		2	A , 3	\$4=NUMBER OF WORDS TO BE DUPLICATED + 1
		9	•			THE 4J43ER OF WOPOS TO BE
		0	••			DUPLICATED IS A JSER SPECIIFED
		196	••			OPTION DEPENDENT JPON THE
		9	••			MESSAGE STRUCTURE . AS A

	NUMBER	NUMBER	e de la companya de l	9
		CE * * * *	E E C E C E C E C E C E C E C E C E C E	#1 WAITING
	DDRESSES DUPLICATED FD CHAR- RED) WORD	######################################	THIS SUBROUTINE PUT THE MESSAGE STORED IN THE MEMORY BLOCK ONTO THE NETWORK TO -3E-TRANSMITTED QUEUE. A CIRCULAR QUEUE (NMTXC) IS USED TO STORE THE ADDRESS OF THE MESSAGE'S MEMORY BLOCK, THE ADDRESS OF THE 4ESSAGE 4540RY BLOCK MUST 9E IN THE 9C REGISTER. A CHECK IS ALSO MADE TO DETERMINE IF PROCESSOR #2 IS USING THE QUEUE. IF SD, A MAIT LOOP IS ENTERFO. LABELS NWTXD- NAME OF SUBROUTINE NWTXD- ADDRESS OF NETWORK TRANSMIT TAIL DF QUEUE NWTXRO- ADDRESS OF NETWORK TRANSMIT TAIL DF QUEUE NWTXTO- ADDRESS OF NETWORK TRANSMIT TAIL DF QUEUE NWTXTO- ADDRESS OF NETWORK TRANSMIT TAIL DF QUEUE REGISTERS ADDRESS OF NETWORK TRANSMIT TAIL DF QUEUE REGISTERS REGISTER PRIOR TO CALLING THIS SUBROJINE NWTXQ LD HL,NTYQFR : ADDRESS DF NETWORK QUEUE STATUS WORD	# T #
	TED DS EQUAL DUPLICAT INPUTTED CHAR- SE STORED) ONTROL WORD	S	RED IN THE MEMOR AUEUE, A CIRCULA SOF THE MESSAGE SSAGE MENORY BLO LSO MADE TO DETE IF SO, A WAIT L ETWORK TRANSMIT END DE DUEUE HEAD DE DUEUE START DE OUEUE TAIL DE OUEUE TAIL DE OUEUE TAIL DE OUEUE FALL DE OUEUE	SOR
	CATED	3 F * * 1	THE MEMO A CIRCUL HE MESSAG JE TO DET TO DET TO DEUE DE OUEUE DE OUEUE DE OUEUE DE OUEUE DE OUEUE	PROCESSOR
	TOKTROM TCATED. WOODS TH EDUA HE INDU TO BE S ORD RD RD RD SETUENCE	4T 2 3 4 4 5 5 4 4 5 5 1	SO ON	TO PA
	TTT TTT TTT TTT TTT TTT TTT TTT TTT TT	201 + 10 20 + 10 30 + 10	DRED IN THE MESS OF THE MESS OF THE MESS ALSO MADE TO DO THE MESS ALSO MADE TO DUEUE TEAD OF DUEUE TAIL OF DUEUE T	4232
L Z	MUNICALI PUCALI ORDS MESSIN	7 × 1 × 2 × 1 × 2 × 2 × 2 × 2 × 2 × 2 × 2	NN	NS A
COMMENT	MINIMUY THE TOZTROM A MUST RE DUPLICATED DUPLICATE N WORDS A MESSAGE LENGTH EQUAL OF WORDS+1(THE INPUTT ACTER STILL TO BE STO A INPUTTED WORD STORE THE WORD HL = ADDRESS OF CONTROL	INCK JUMP ************************************	SSSA & SS	STATUS
S	4	* L	PUT THE MESSAGE STORED IN THE MEMORY TO STORE THE ADDRESS OF THE MESSAGE MESSAGE MESSAGE MESSAGE MESSAGE MEMORY BLOSTER, A CHECK IS ALSO MADE TO DETRIBUTE. IF SO, A MAIT IS USING THE QUEUE. IF SO, A MAIT IS USING THE QUEUE. IF SO, A WAIT IS USING THE QUEUE. IF SO, A WAIT IS USENUT TRANSMIT AND DE DUEUE OF NETWORK TRANSMIT AIL DE QUEUE OF NETWORK TRANSMIT TAIL DE QUEUE REGISTERS MEMORY BLOOK MUST BE IN THE TAYORY SUBROJINE MEGISTERS DE NETWORK THIS SUBROJINE	••
9	(RXUR01+2), A AF (DE), 4 HL, RXJR01+4	**************************************	PUT THE ADDR GISTER. SUBROUS NET OF	
OPCO OPERAYS	(RXURD AF (DE), 4 HL, RXJ	A*(HL) SPOG01 ************************************	INE PUT T WORK TO -3 SED TO ST * THE 4 DD *	1, (HL)
0 00		*	BROUTINE P IS USED T IS USED T BLOCK THE BC REGI SOR #2 I NAME OF S ADDRESS O ADDRESS O	
0P(LDIR LD POP LD LD	A 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	THE COCESS OF TH	SET
LABEL		* 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	THIS SUBROUTINE ONTO THE NETWOR ONTO THE NETWOR ONTO THE NETWOR ONTO THE NETWOR ONTXO NAME OF ONTXOFF PROVIDE ONTXOF PROVIDE ONTXOF PADDRESS ONTXO ADDRESS ONTXO ADDRESS ONTXO ADDRESS ONTXO ADDRESS ONTXO ADDRESS ONTXO ADDRESS	
LA	•• ••	* * .	* HO NEWHW ZZZZZ 403	
STMT	1111111110	- 00 00 00 00	00000000000000000000000000000000000000	00
DBJEST	90 3A38 3C38 E6	9803	321	w
	32 112 121 121 121	0.00	~	CBC
ADDR	0420 0420 0425 0425 0427 0427	220	0432	0435

COMMENT	PRUCESSOR	SET STATUS WORD TO PROCESSOR #1 USING	; HL=ADDRESS OF TAIL (×	THE ADDRESS OF TAIL OF QUEUE	PUT LOW DRIER BYFE OF	MENURY 3,33K AT TAIL OF DUEUE	PUT HIGH DROER BYTE OF THE MESSAGE	*MEMORY 3_33K AT TAIL OF QUEUE	*HL=NEW TAIL OF JUEUE	SAVE NEA TAIL OF QUEUF ADDRESS	\$DE=ADDRESS OF END OF PUEUE	THE CURRENT LOCATION-END DUEUE-CARRY	TE SUBTRACTION VECATIVE JUMP	THE ADDRESS OF START OF QUEUE	STORE VALUE OF 4L	*LOCATION 3" DUEUE STATUS WORD	SET STATUS WORD TO PROCESSOR #1	NOT WAITING OR USING		化二氯甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基	***** SIJ9ROUTINE LOCA. RIEUE	医克洛氏试验检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检	SAGE STORED IN	UE. A SIRSU	E ADDRESS 0	F THE YESSA	ECK IS ALSO MAJE TO DETERMIN	E QUEUE. IF		LABELS			OF LOCAL TRANSMIT END OF DJEUE	\mathbf{c}
O OPERAND		0,(HL)	HL, (NATXTO)	OTO NWTXSQ,NWTXEQ	HL, (NWTXTQ)	(H),3		. H	(HL),3		H H			M.A_0002	HL, NWTXSO	(NWTXI), HL	HL, NTYDFR				*	*** S119R	****	DUTINE PUT TH	OCAL TRANSAT	S USED TO STO	JCK. THE ADDR	:BE IN THE BC REGISTER. A CH	108 #2 IS USI						
OPCD	BIT	SET	107	ADD	2	10		INC	2	INC	PUSH	10	290	d d	67	0)	LO	RES	RES	RET	外	***	***	UBRO	HEL	SI (BLC	1 HE	CESS	۵		LNAM	-PRO	-ADD	-ADD
LABEL					+	+	·· +		+	+	+	+	+	+	+	+A_0002					***	******	****	SIHI:	: ONTO	: (LOTX	: MEMORY	:8E IN	:IF PRO	: ENTER	•-	*LOTXO	:LTXOFF	:LOTXEG-ADDRESS	:LOTXHC
STMT	00	00	00	00	00	00	00	00	0	00	00	00	00	00	00	00	00	00	0.1	01	0.1	1013	014	015	016	017	018	019	020	021	02	02	02	02	02
OBJECT	35	CBCS	A5									15	052	A510	1582	256	215321	88	38																
ADDR	43	6240	43	43	43	44		#	,t	+	1	#	+	1	+	45	10424	45	45	45															

ADDR OBJECT	-	EL OPCD OPERAND COMMENT
	1050	SUBROUTINE ENT
	0	USING THE MEMORY TARLE, IF SO, A MAIT LOSE
	0	ALLOCATED SECON ADDITES IS AND SECOND IN THE SEC NECESSION
	Ú	BELS
	0	MEN- NAME OF SUBROUTINE
	0	- START OF MAIT LOOP IF MEYDRY UNAVAIL
	C	SED- ADDRESS OF LAST ENTRY IN MEMORY TABL
	0 0	- MEMORY TAPLE
	0	
	0	REGISTERS SUBSCRIPTING DOES NOT SAVE ANY DESTREES FROM THE
	0	SCHOOLINE BOES AND SAVE AND COLDINAR AND THE CALL
	0	IEKS SU, ML, UE. BC
	0	
	0	SPECIAL INST
	0	VCE THIS SUBPOUTINE CAN PUT THE STHER PROSES
	C	IT LOOP, THE CALLING POUTINE SHOULD DISABLE
	0	BEFORE CALLING THE SUBROUTINE. IF THE ALGONE PORTI
	C	THE SUBROUTINE IS EXECUTED THE ROJIINE DISABLES INTERRUPT
486 214	0	MNT3F2 :LOCATION OF MEMORY 1
789 CBC	0	HL) STATUS ADED TO PROCESSOR #1 WAI
484 C456	0	HL) CHECK I= PROCESSOR #2 WAITING
0 034	0	ALLMEN :REPEAT .000 IF PROC
9040 064	0	ET 0.(HL) :SET STATUS WORD TO PROCESSOR #1
492 244	0	HL, (MNTBPT) ; TABLE ADD DF NEXT FREE MEMORY BI
495 5	0	D E.L SAVE THE 3
75 95 7	0	0 0,4 ; OF HL IN JE
0497 014620	0	O BC, MNTBED : ADDRESS OF LAST ENTRY IN ME
494 E045	0	HL, BC : HL = CURRENT LOCATION - LAST ENTRY - CA
490 F24	0	PARGONE SPOSTIVE ALL MENDRY ALLOCATE
49F E	0	DE, HL STABLE ADD DE NEXT FREE MEMO
1400 1	\Rightarrow	• (HL) C=LONER 3YIE OF FREE

09JECT	STMT	LABEL	OPCD	OPERAND	COMMENT
23	1085		INC	H.	
240	0 0		TNC	אינה. או	אוע
2411	08		2	(MYTRPT), 4L	:NEW TABLE ADDRESS STORED POINTER WORD
140	68		20	HL, MITTSFR	CATION OF MEMDRY
93	60		RES	0,(HL)	SET STATUS WORD TO PROCESSOR #1
38	60		RES	1,(HL)	THOT WAITING OR JSING
	60		RET		RETURN TO DALLING PROGRAM
	60	ALGONE	POP	Ŧ	THE = ADDRESS OF MEMORY TABLE STATUS WORD
98	60		KES	0.(HL)	SET STATUS HORD TO PROCESSOR #1
~	60		PES	1,(HL)	SNOT WAITING OR USING
	60		PUSH	AF	SAVE RES A CALLINS PROGRAM
F.9	60		EI		SENABLE ANY DISABLED INTERRUPTS
	60	ALGON1	10	HL, (MNT BOT)	STABLE ADD DF NEXT FPEE MEMORY BLOCK
4	60				THE CURRENT LOCATION-LAST ENTRY-CARRY
	10		g,	P,ALSON1	IF NEGATIVE REPEAT LOOP
F3	10		10		*REENA 9LE THE DISABLED INTERRUPTS
F1	10		909	AF	* PESTORE REG A SALLING PROGRAM
038604	10		d d		SJUMP TO START OF SURPOUTINE
	10	*****	****	*********	经经济的 医水子氏病 医医尿性 医水子 医水子 医水子 医二甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基
	10	******	****	SUBROUTINE	******** SUBROUTINE DEALLOCATE MEMORY *** *******
	10	******	*****	****** *****	· · · · · · · · · · · · · · · · · · ·
	10	SIHIS SI	JBROUT	THIS SUBROUTINE DEALLOCATES A BLOCK	TES A BLOSK OF MEMORY. A MEMORY
	10	:TABLE (LOMNTB)	LUMOJ	ILE (LOMNTS) IS USED TO	D RETURN 14E MEMD 27 BLOCK ADDRESS
	10	THIS	S TABL	THIS	TABL
	11	: OF ALL	UNALL	1 CED 4	LOCKS
	11	: BLOCK 1	10 BE	PUT INTO THE	EMORY
	11	: PEGIST	ERS. 1	THE SUPROUTINE	CHECK
	11	TABLE IS BEING	13 9 E1	USED. IF	O A WA
	11				LABELS
	11	: DALMEN-		OF SUBROUTINE	<u> </u>
	11	: MNTBFF-	- PRO	VIDES USAGE ST	4E43R
	11	: MNT8PT	- MEMC	MEMORY TABLE ADDRESS OF N	RESS OF NEXT FREE MEMORY BLOCK
	11	••		A E	SISTERS
	1	THE SUE	SUBROUTINE		SAVE ANY REGISTERS FROM THE CALL-

ADDR	OBJECT	STMT	LABEL	000	OPERAVO	COMMENT
		1120	: PROGRAM	H. TH	E SUBROUTI	NE USES REGISTERS 80,4.,0E.
		12	SINCE	THIS	PROUTTINE	UT PROSESSOR #2 INTO A
		12	.LOCP,	THE C	LING ROUT	SHOULD DISABLE
		12	BEFOR	CALL	IG THE SUP	INE
3+	14	12	DALMEN	2	HL, MNTBFR	NE.
5	30	12		SET	1,(HL)	10
40	95	12		BIT	2,(HL)	SOCESSOR #2 WAITING
40	020204	12		a d	NZ, DALMEN	IF PRICESSOR #2 WI
0400		12		SET	1, (HL)	SET STATUS WORD TO PROCESSOR #1 USING
34	29	13		DEC	۲Ļ	BYTE OF THE MEMORY
0+	7.0	13		10	(H), B	THE MEMORY TABLE
40	29	13		DEC	F	SYTE
5	7.1	13		2	(HC),3	TO THE MEMORY TABLE
40	22411F	13		10	(MNTBPT), HL	100 STORED IN POINTER
40	69	13		2	١,٥	8 41
40	6.0	13		10	н•3	ER BYTE OF MEYORY BLOC
5	14	13		.0	HL, MNTBFR	HEMORY TABLE STATUS
40	C 986	13		PES	0,(HL)	WORD TO PROCESSOR #1
40	98	13		FES	1,(HL)	OR
64	60	14		RET		SAL
		14		ORG	40320	
		14	L *****	HIS S	SECTION DEFINES	FS STORAGE SPACE FOR THE INTERRUPT ****
		14	: VECTOP	TABL	· w	
FC	8003	14	NVTAR	DEFW	SARX01	
OFCZ	E3	14		DEFY	SATXGI	
FC		14		DEFS	2520	
		14	L *****	HIS S	TION DEFI	NES THE LOCATION OF THE STACK POINTER***
1000	301F	14	PLOG	DEFW	000-15	
		14		HIS S	TION L	ASSEMPLIER TO AL
		15	DEFI	TE THE ST	STORAGE SPACE F	REDUIRED FOR THE LO
		15	TA9L	THE	TRIES	TABLE CONSIST OF THE T/O P
		15	ADCRE	SPLU	THE LO	USED TO STORE THE ADDRESS
4000	00	5 5	2 5	aroca De F	K 10 HE IKAN	SMITTED LUSALLY.
1000		2	2	7	•	

			:		* * * * * * * * * * * * * * * * * * * *
L OPCO OPERAVO COMMENT	#### THIS SECTION USES THE ASSEMBLIER TO ALLOCATE AND SDEFINE THE STORAGE SPACE REQUIRED TO SUPPORT THE INITIAL- *IZATION LINK LIST FOR THE DIFFERENT SHIPS. PICT OFFS 7 UARTOO DEFS 9 UARTOI DEFS 11 SART DEFS 13 PIOT DEFS 3	00 DEFS 14 * THIS SECTION DEFINES THE VARIABLES ASSOCIATED WITH MEMORY INITIALIZATION SECTION. IZ DEFB 123D UM DEFB 123D I DEFS 10000	* THIS SECTION USES THE ASSEMPLIER TO ALLOCATE THE STORAGE SPACE FOR THE MULTIBUFFER ASSEMBLY AREA. TWO TIPUFFER STORAGE AREAS ARE CREATED BY THE ASSEMBLIER. 01. DEFS 190	THIS SECTION USES THE ASSEMPLIER TO ALLOCATE THE RAGE SPACE REDUINED TO SUPPORT THE USART TRANSMIT TINE AND RESELVE ROUTINE OFFS SO	STORAGE SPACE REDJIRED FOR THE LOSAL BUSY TRANSMIT QUEUE. STORAGE SPACE REDJIRED FOR THE LOSAL BUSY TRANSMIT QUEUE. THE END OF QUEUE ADDRESS MUST BE FIF ACTUAL END OF QUEUE. ADDRESS. TO BO THIS THE TOTAL QUEJE STORAGE SPACE IS ALLOCATED BY THREE ASSEMBLIER INSTRUCTIONS. STORAGE SPACES: ARE ALSO ALLOCATED FOR THE POINTERS TO THE HEAD OF THE LOTAHD DEFS 2 LBTXHO DEFS 2 LRTXTQ DEFS 2
LAREL	: 0 EF : 17A : 17A PIC1 UART SART PIO1	SAKI BLKS BLKS BLKS BLKS	THE WAR	* ST	STARE ENTRY AND RELEGED AND RE
STMT	1155 1155 1153 1153 1161 1161 1163	165 165 167 163 169	1712	17 8 7 1 1 3 1 1 1 3 1 1 1 3 1 1 1 1 1 1 1 1	1182 1183 1183 1183 1183 1183 1183 1183
OBJECT	3038	0 0			
ADDR	1003 1005 1005 1005 1005 1005	10010	6 6 6	0 00 0	00 00

ADDR	ADDR OBJECT	STHT	LABEL	0000	OPERAND	2440	COMMENT					
3849 3948 3940		1190	LBTXSO	DEFS DEFS DEFS	2*1	28 + 2	1190 LBTXSO DEFS 2*128+2 1191 DEFS 1 1192 LBTXEO DEFS 1					
		1194	1 × 1	HIS S	ECTIO	DIA USES T	HE ASSEMPLI	LIER	TO AL	ATE	THE	:
		1195	THE EN	D OF	TABL (E ANDRESS	MUST BE	BE LIE A	CTJAL	END 01	TABLE	
		1197	: ADDRES	S. TO	00	THIS THE	TOTAL OUE	JE ST	ORASE	SPACE IS	SI	
		1198	: APE AL	SO 4LI	LOCA	TED FOR T	HE POINTER	125	TO THE HEAD	OF	A P B	
		1200	:TABLE	AND T	HE 1	ABLE STAT	US WORD.					
1F40 1F41		1201	MNTSPT	DEFS	٦ م							
1543		1203	LOMNTB	DEFS	2*1	283+2						
2045		1204		CEFS	7							
2046		20	MNTBED	DEFS	-							
		20	1 ****	NIS SIH	ECTI	N USES T	HE ASSEMB	. 153	TO 4	CCATE /		****
		23	:DEFINE	THE	ST021	AGE SOACE	REDUIRED	-25	THE NE	TWORK	ADDRESS	
		20	:TABLE	THIS	TABL	E CONTAIN	S THE NET	1385	ADDRES	S OF AI	-	
		20	: PERIPH	ERALS	200	VECTED TO	THE UNIV	ESSAL	NATEN	RK INT	ERFACE	
		21	:DEVICE	ZH	IOCV	TION THE	IN ADDITION THE NUMBER OF ADDRES	4 00 R	ESSES	IN THE TABLE	TABLE	
		21	SIS SI	RED A	1 700	CALLON NW	TBNO.					
2047	41	71	NWADTB	DEFB	0 4 0							
		21		DEFP	.1.							
		21	DNELMA	0569	2							
		21	****	HIS S	ECTIC	ON USES T	HE ASSEMA	183	TO AL	OCATE	THE	***
		21	STOKAG	SPA	CE	E STATE F	OR THE LO	7	RANSAI	T OUEU		
		2:	1000	5	מול מ	TUTO TUTO	TOTAL OLD	1 1 1 1	4 4 4 4 4 4	TO CAGO	TOFOE	
		16	100114.	. בית ה מ) H	NEC ACCEN	BI TED TAN	10:07	TO NO.	STOPAS	100	
		22	APE AL	SO ALI	LOCA	TED FOR T	1 :ARE ALSO ALLOCATED FOR THE POINTERS TO THE HEAD OF THE	25 70	THE	EAD OF		
		22	: DUEUE	AND T	AIL (OF THE QU	EUE AND T	4E 3U	EUE ST	ATUS M	ORD.	
234A		22	LTXOFR	DEFS								
2048		22	LOTXHO	DEFS	~							
2040		1224	LOTXTO	DEFS	7							

1225 LOTXSO 1226 LOTXSO 1227 LOTXEO 1229 :STOKAGE 1230 :THE END 1231 :ADDRESS 1232 :ALLOCAT 1233 :ARE ALS 1234 :OUEUE A 1235 NWTXHO 1236 NWTXHO 1238 NWTXEO 1239 NWTXEO					TO ALLOCATE THE	TRANSMIT DUEUE.	ICTIAL END OF QUEUE	ORASE SPACE IS	TIONS. STOPAGE SPACES	THE YEAD OF THE	JEUE STATUS WORD.							
1225 1225 1227 1228 1227 1231 1231 1231 1235 1235 1235 1235 1235	COMMENT				S THE ASSEMPLIER	D FOR THE NETADER	ESS MUST BE LIE 4	HE TOTAL QUEJE ST	SEMBLIER INSTAUCT	R THE POINTERS TO	QUEUE AND THE 3U							
1225 1225 1227 1228 1227 1231 1231 1231 1235 1235 1235 1235 1235	OPCD OPERAND	DEFS 2*128+2	DEFS 1	DEFS 1	IS SECTION USES	SPACE REDUIRE	OF QUEUE ADDR	TO DO THIS T	ED BY THREE AS	O ALLOCATED FOR	ND TAIL OF THE	DEFS 1	DEFS 2	DEFS 2	DEFS 2*1280+2	DEFS 1	DEFS 1	END
OBJECT	LAPEL			LOTXEG	IL *****	:STOKAGE	THE END	: A DORESS	: ALLOCAT	: ARE ALS	: OUEUE A				NWTXSO			٠
152 1152 1153 1154 1156 1156 1156 1156	STMT	1225	1226	1227	1228	1229	1230	1231	1232	1233	1234	1235	1236	1237	1238	1239	1240	1541
A MAN MANNA	ADDR OBJECT	204F	2151	2152								2153	2154	2156	2158	225A	2258	2250

_1
a
d
-
_
0
8
I
>
in

0486 A_0002	1100 8_0001	014E END 313	03DP EX4101	DO41 ITHEN	3845 LBTKSO	1F43 LOTKED	204F LOTATO	JOF8 MAIND2	01F6	0102 MATA43	9106 MBTK_3	1F40 MNT35T 1F4	02C7 MULT14	0287 MULT20 023	1066 NTX3=2 215	2257 NWTX47 215	215f PIC1 103	10EF RXU201 383	038C SATX01 032	0074 SYN21 009	02F7 TX3J53	0369 TXE313 035	383D UARTOG 105	
	_		•		•	0.1	•		ELNIAM 5		•••					6	63	C	2	a)	w	~		
		030	600	ÓFC	394	100	045	0 0 F	MAING 0103	018	382	204	027	928	300	204	215	600	10F	038	02F	035	034	
496	479	463	003	336	316	248	640	044	017A MA	142	812	102	214	28E	301	240	432	DAF	052	000	220	200	383	5
AL GON1	A_0003	DALMEN	ENDPIO	GTWND1	ITJART	LBTXTO	LOIXHG	LTXOFR	MAIN03	MAIN3R	MBSA01	MENST	MULT 01	MUL T 2A	NDWN01	NWADTR	DXTWN	PICIA	SART	SPLOC	SYNC2	TXBUSY	TXED1C	11APTA1

ADDR OBJECT	STHT	LABEL OPCD OPERAND COMMENT
	40	THE THE TAXABLE TO SEE THE TOTAL SEE THE TOTAL SEE THE TAXABLE TO SEE
	u m	**************************************
	4	THIS FOUTINE ESTABLISHES THE OPERATING SYSTEM FOR PROCESS-
	S	:OR #2 OF THE UNIVERSAL NETWORK INFERFACE. THIS PROCESSOR
	9 1	*IS ASSIGNED THE FUNCTIONS ASSOCIATED WITH INTEPFACING THE **NETWORK TO THE NETWORK TO THE OBSERTING ASSIGN
	- 00	IS COMPOSED OF TWO MAJOR AREAS. THE FIRST AREA CONSISTS OF
	6	SA NUMBER OF SECTIONS WHICH INITIALIZE THE DIFFERENT CHIPS
	10	SASSOCIATED WITH PROCESSOR BOARD #2 AND THE NETWORK
	11	CARDS. THE SECOND SECTION ACTUALLY ACCOMPLISHES THE INTER-
	12	PROLING FUNCTION. THE DIFFERENT ARMS AND SECTIONS ARE
	13	SEXPLAINED AS INEX AND ENGINEERS ALINE OF MAING
	16	SYSTEX
	15	
	15	*THIS SECTION IVITIALIZES THE PROCESSOR BODYD CENTRAL *****
	17	*PROCESSING UNIT. IT SYTABLISHES THE HIGH DARER BYTE OF
	. 13	THE VECTOR INTERRUPT TABLE (ITVIAS), THE LOSATION IN
	13	E INTERE
	5.0	MODE FOR THE PROCESSOR AND THE VALUE FOR THE REFRESH REG
0000 3540	21	LO A,54 :: A=640
0002 ED4F	22	LD R,4 :SET REFRESH REG TO 640
0004 634100	23	UP NSTART :JUMP OVER RESTART AREA
	54	0RG 650
	23	NSTART LD HL, INVTAN : HL=ADDRESS OF VEOTOR ADDRESS TABLE
24 7500		LO A,4 :A=HIGH 3YTE VESTSY ADDRESS TABLE
0045 ED47		LO I,4 ;I=HIGH BYTE VESTSR ADDRESS TABLE
0047 DD2A0816		LD IX. (SPLOCN) :IX=MEMORY ADDRESS OF STACK POINTER
0048 DDF9		LO SP,IX :LOAD THE STACK POINTER WITH IX
0040 E056		IM 1 SET INTERRUPT MODE TO VECTOR ADDR MODE
		****THIS SECTION INITIALIZES THE JON-SYNCHRONOUS ON BOARD *****
	32	SUSART; THE USART IS SET UP FOR 303 3400 ASYNCHRONOUS OPERATION.
	33	THE USART UTILIZES THE PORT A CHANNE. OF THE PROCESSOR BOARD
	34	*PARALLEL INPUT/OUTPUT CHIP FOR INTERRUPT 434ITORING. THIS PORT
	35	THE THE CHARLES OF THE STANDARD AND THE CONTROL THE CONTROL OF THE CHARLES AND

ADDR	ADDR OBJECT	STHT	LAREL OPCD OPERAND COMMENT
		36	ONSE TO A USART INTERRUPT. THE PORT THEY PROVIDES
		37	P BYTE VECTOR TABLE ADDRESS OF THE USART SERVICE KOUTI
		38	IS SECTION ALSO INITIALIZES THE POST A PID CHANNEL TO
		39	COMFLISH THIS FJUCTION. THE Z804-OTC CHANVEL WHICH PROV
		0 7	E FREGUENCY FOR THE USART IS ALSO INITIALIZES BY THIS S
		41	E I/O ADDRESSES WITHIN THIS SECTION COPRESPO
		24	SES OF THE PROPESSOR ROARD AS RECEIVED FROM THE MAN
		43	ACTURE.
5.	AF	77	A, (I'UVTAN+60) :LOAD LOA BYTE OF INTERRUPT V
90	35	45	(2180), A ; VECTOR [13]E ADDRESS
90	EC	45	A,11001111B :SELECT 400E 3 (31T MONITORING
50	30	47	(2187), A ; FOR POST A OF P
05	2	4.9	A.100000000 :SET BIT 7 OF PO
50	30	64	(218D), A : AS AN INPUT P
90	E3	20	A,100001119 :SET BIT 7 TO M
95	30	51	(2181), A : FOR A LOW LE
90	EC	25	A,110010108 :SET USART FOR 7 BIT CHAR LENGTH,
90	30	53	(2230), A :PPRITY, TWO STOP BITS, 16X BAUD F
90	E2	24	A,001001108 ;DISABLE JSART TY, DTR
90	30	52	(2230), A :RX, RTS=1 , NO ERROR OR INTERNAL
90	£1	96	A,000101718 :SET CTC CHANNEL 1 TO
36	30	22	(2137), A :DIVIDE 37 15 IN PRESC
2900	3E10	58	00100008 :SET CTC SHANNEL 1 TIME CONSTANT
90	30	65	UT (2130), A :WHICH RESULTS IN 300
		9	N INITIALIZES THE 2304-SIO SHIP
		61	ITH THE NETWORK CARD. THE INITIALIZATION IS AC
		29	HROUGH THE USE OF A PAFAMETER LIST. THIS LIST
		63	FEFENT REGISTER VALUES NFEDED TO PROGRAM THE SIO TO TH
		+9	ONFIGURATION DESIZED. THIS SECTION DUTPUTS THE
		6.9	DORESS AND THEN THE REGISTER. THE LIST IS AS. F
		99	IOXX -I/O ADDRESS OF PORT A COMMAND
		19	-WORDS TO BE TRANSMITTE
		68	O THE POST A COMMAND
		69	-WORDS TO BE TRANSMITTED
		10.	HE POS

ADDR	ADDR OBJECT	STMT	LABEL	OPCD	OPERAND	COMMENT
		7.1	•	A	N 40	
		72	•	+17-PAR	TER L	
0 200	210710	73		0	HL, SIOO1	SIO 242
0 07 3	10	14	REPT1A	2	C. (HL)	S POST A COMMAND
9400	23	75		INC	H.	330 1
0075	60	16			0,0030	4 DO2 E
2260	60	11			8,0060	F REGISTE
6200	E DA3	7.8		ILIO		ESISTEP
8200	0 3	79		L D	C100. A	3,000
0 0 0 0	07	8.0		TUO	(C) , A	ESISTER AD
037F	DA	81		DUTI		REGISTER
0081	05	82	REPT01	100	0.(0)	-
0083	#	83		INC	0	
4000	DA	94		OUTI		RE
0086	28	85		٩	NZ, REPT 01	an
0039	1601	85		5	0,0010	54 AD
0038	60	87		10		REGIST
0000	29	88		INC	0	ADDRESS PORT
DOSE	DA	83		OUTI		RESIST
0600	5051	96	REPT 02	DOL	(0)	VEXT RESISTER A
0332	t	91		INC	0	REGISTER ADDRES
2600	EDA3	36		OUTI		REGI
9600	029000	93		a O	NZ, REPLOS	REPEAT JUTIL 9=0
0038	34	46		2	C. (HL)	=LOW BITE PA
6600	23	96		INC	¥	BITE
A 600	46	96		2	B, (HL)	PARAMETER LIST ADDRESS
8500	AF	97		XOK	A	
2600	80	98		ADD	A . 9	HIGH SYTE PARAMETER LIST ADDRES
0600	CAASOO	66		an	7, ENDSIO	ZERO END OF PARAMETER
00400	69	100		2	L,0	TO THE ADDRESS
00 A1	60	101		2	н,3	THE
00 A2	C37300	102		٩	REPT14	PEAT
		103	11++++	IS SEC	TION INITIAL	THE 7804-CTG CHANNELS
		104	:IATED	WITH T	NETHOS	THE INITIALIZATION IS ACCOMPL
		105	:THROUGH	H THE	USE OF A PARI	PARAMETER LIST. FOR EACH CHANNEL THE LIST

ADDR	ADDR OBJECT	STHT	LABEL OPCD OPERAND COMMENT	
		105	AINS A MODE W	E. THE
		107	:LIST IS AS FOLLOWS:	
		109	+1 -HIGH 3YTE VECTOR TABLE ADJAE	
		110	BYTE VESTOR TABLE A	
		111	-MODE WORD FOR CNAMMEL ZERD	
		112	-PRESCALER VALUE FOR CHAN	
		113	080M 30	
		114	-PRESCALE?	
		115	DRESS OF	
		116	LIST .	
045		117	CO14 : ADDRESS DF P	
048		118	LD C.(ML) ;C=CHANNE, 0 I/O ADDRESS	
640		119	S OF THE VECTOR	TABLE
OAA		120	HL :INTERRUPT ADDRESS	
DAB		121	TOS TABLE	ADDRESS
DAC	05	122	PUT JESTOR ADDRESS TO	TANNEL 0
DAE		123	I SET OPERATING	
000	DA	124	OUTI :SET TIME CONSTANT	
260		125	C :C=CHANNE_ 1 1	
200	DA	126	SET OPERA	
986	0	127	CUTI :SET TIME SONSTANT	
140		128	C. (HL) :C=LOW 31T	ADDRESS
980		129	C HL :8=HIGH 3YTE NEXT	
640		130	B, (HL) :PARAMETER LI	
0084	AF	131	A ; A=7 ERO	
800		132	D A.9 :A=HIGH 3/TE PARAMETER LI	ADDRES
090		133	Z, ENDCTC : IF ZERO END OF PARAMET	IST SO JU
360		134	SET HL TO THE ADDRESS	
000		135	H.9 THE VEXT F	
100		136	CTC01 :REPEAT F4E LO	
		137	INITIALIZES THE DIFFERENT (SED BY**
		138	BOARD PRICESSOR. THESE DIEUES ARE	OMS
		139	CSQ -VETWORK TRA	SS
		140	-NETWORK TRANSMIT QUEUE END	

LABEL OPCD OPERAND COMMENT	K RECEIVE QUEUE START ADDR	-VETWORK RECEIVE DUEJE END ANDRESS	ATXS3 -NETWORK ALREADY IZANSMITTED DIEU	TXEQ -VETWORK ALREADY FRANSMITTED OUEUE END AD	LS ASSOCIATED WITH THE QUEUE ARE:	WIXHO -400RESS OF HEAD OF NETWORK TRANSMIT	VIXID -4002ESS OF TAIL OF NETWORK TRANSMIT	VRXHO -ADDRESS OF HEAD OF NETWORK PECETVE	ARXIO -ANDRESS OF TAIL OF NETWORK RECEIVE O	ITXHO -4002ESS OF HEAD OF ALREADY TX QUEU	NATXTQ -400RESS OF TAIL OF A	UEUE IS CIRCULAR IN NATURE. THE OTHER OUENE USED B	NETWORK PROCESSOR IS THE LOCA. TRANSMIT QUEUE. I	INITIALIZED BY THE INPUT PROCESSOR. IT'S LABELS ARE	OTXSQ -LOCAL TRANSMIT QUEUE STAR	OTXEQ -LOCAL TRANSMIT DJEJE END ADDRESS	OTXHO -ADDRESS OF HEAD OF LOCAL	OTXIN -ANDRESS OF TAIL OF LOCAL TRANSMIT QUEUE	E INITIALIZATION ROUTINE SETS THE HEAD AND TAIL OF	THE START OUTUE ADDRESS	LD HL, NWIXS3 ; ADDRESS JF START JF NETWORK DUEUE	D (NWIXHO), HL :SET HEAD OF NETWORK TX QUEUE TO STA	L :SET TAI. OF NETADRK TX QUEUE TO	D HL, NWAXSO : ANDRESS DF START OF NETWORK RX DUEU	O (NWRXHD), HL :SET HEAD OF NETADRK RX OUEUE TO STA	D (NWRXT3), HL :SET TAI. OF NETWORK PY DUEUE TO STA	O HL, NATKST : ADD OF START OF NW ALPEADY TX QUEUE	O (NATXHO), HL : HEAD OF NW ALREADY TX OUEUE TO	NATXID), HL : TAIL OF NW ALREADY IX OUEUE TO STAR	*THIS SECTION INITIALIZES THE A.TERNATIVE REGISTER SET. ***	S FEGISTER SET IS DEDICATED TO THE NETWORK RECEIVE FUNC	THIS SECTION OBTAINS A PLOCK OF MENDAY FOR STORAGE OF A NE	WORK MESSAGE. THE ADDRESS IS STORED IN THE 3C RESISTER	SLE STORAGE (STAR! ADDRESS + 1) ADDRESS IS LOA	U THE ME KEGISTERS THE MESSAGE TENSIN IS INTITALIZED I
STMT	141	142	143	144	145			t	4	5	2	S	3	S	3	5	5	S	S	9	9	9	9	9	8	8	9	9	0		~	1-	1	174	1/2
ADDR OBJEST																					0C4 21582	007 22542	0004 225621	000 21541	000 22501	003 22521	006 210E1	009 220A1	00C 220C1						

	AOORESS	ADDRESS	OPERATING****	***								SAGE		SSAGE		S	UE QUEUE-CARRY
COMMENT	FOR	STAGL ADDRESS FIRST AVAILABLE BLOCK STORAGE MESSAGE FAGTH = 0 SWAP RESISTER SETS	E INTERRUPT ZAFION PARI OF TH	70H H I 7 H L L L	ADDIZ AND SUBHO.	O REMOVE A MEMORY	E(SJ343). THE VAPIA	THE START OF THE QUEUE	HEAD OF THE D	IAIL JE INE		DANER SYTE OF	1.33K AT TAIL OF QUEUE	SADER BYTE OF THE ME	ATI OF DIFIE	VE NEA TA	JORESS OF END OF OUE JRREAT LOCATION-END
LABEL OPCD OPERAND	:ZERO AND LOADED INTO THE E EXX CALL ALNMEN LD H,3	LD	EI :****THIS CONCLUDES TH :SYSTEM FOR PROCESSOR :	· · · · · · · · · · · · · · · · · · ·	THE SECRET NOTIONS SINCE	THE TAIL OF A QUEUE (ADDIA)	*ADDRESS FROM THE HEAD OF A *ASSOCIATED WITH THE MACFOS	* *START-ADDRESS OF *END -ADDRESS OF	#HEAD -POINTER TO	LIST M	ADDIO MACR #START, #END, #	LD (HL), C	•	INC HL	TNC HI	PUSH HL	LD DE, MEND S
STHT	176 177 178 179	1881	185	188	191	193	194	195	000	20	0	0	0	0	2 0	0	209
ADDR OBJECT	00F 0	0059 23 0055 23 0056 1500 0058 09	0E9 F														

COMMENT	L=ADD D= SURRENT TAIL	= ADDOESS OF START OF	STORE VALUE OF 4L INTO		*	THE = ADDRESS OF HEAD OF DUEUE	OM DRIER BYTE OF ADDR	OF DUEUE INTO REG C	IG4 DROER BYTE OF	3 CTVT	HL=NEW 4543 OF 3UEUE ADDRES	SAVE NEW HEAD OF DUEUF ADDRES	HL=CURRENT LOCATION-END QUEUE-	10 37 SURRENT TAIL OF QUE	IF SUBTRACTION VESATIVE JUMP	DRESS OF START OF QUEU	VALUE OF 4L INTO TAIL			BGINS THE SECOND PART OF THE	TOP #2. THE DPERATING SYS	TUE AND THE NETWORK RECEIVE	INTERRUPTS TO BE SERVICED. ONCE A	JORESS) IS JEFECTED IN 04E OF THE QUEU	IN THE NETHORK TX DUEUF IS TR	AFTER TRANSMISSION THE MESSAGE	RANSMITTED DJEUE AMAITING CONF	HE MESSAGE AAS ON THE KED	SSAGE IS CHECKED TO DETERMINE	FACE ITSELF OR ANY OF THE USER	ICE. IF NOT, THE MESSAGE IS P	DUEUE FOR REFRANSMISSION	AL USER, FIE MESSAGE IS PLACED	E AND AN ACKNOWLEDGEME
OPERAND		1 =	ILU		DNEW	#HEAD)	C.(HL)		H,	9, (HL)	표	H	HL, DE	H,	6	HL, #START	HEAD)			15 9	R PROCES	UC TIMSH	447	3LDCK A	A MESSAG	NWTXS2).	ALREADY	PT. IF T	DF THE M	THE INTE	E INTERE	RK TRANSAIT	S FOR A LO	KANSTI
OPCD	909	50	07	0	MACR	10	2		INC	2	INC	PUSH	286	909	م	2	207	ENDM.		E NEXT	YST	MOK	PLUS A	3	EMO	OUT.	MET	PER RE	4004	E IS F	ED	Z	SSAGE	LOCAL
LABEL			A-#SYM		SUBHO			••									B # \$ YM		••	T-*	ING	B NE	303	MESSAG	IT IS	BY SUP	HH	OF PPO	OL 3	SSAG	MAREC	THE	IL I	_
STHT	211	4 +	+	**	+1	++	-	+4	2	2	2	0	N	2	01	N	2	2	1	3	3	M	M	3	M	3	M	M	7	3	t	1	t.	1
ADDR OBJECT																																		

OPERAND COMMENT TO SE AN ACKNOWLEDGEMENT 4ESSASE AN ITAS TO SE AN ACKNOWLEDGEMENT 4ESSASE AN ITAS THE HEAD OF THE ALREADY TRANSMITTED DUEUE. TH MESSAGE IS FITHER REPLACED ONTO THE NETWORK FEUE OR DELETED FROM MEJORY DEPENDING UPON TO THE CHECK. OTHER IMPORTANT LAMELS OF THE CHECK. OTHER IMPORTANT LAMELS ITAN — THIS IS A SUBROJINE WHICH PUTS A BLO STORAGE ADDRESS AT TAIL OF ALREADY TX ADDD — ADDRESS OF STARF OF NETWORK TABL MATA — THIS IS A SUBROJINE WHICH OBTAINS TH — BLOCK STORAGE ADDRESS AT HEAD OF ALRE — TX DUEUE MIXA — THIS IS SECTION OF CODE WHICH OBTAINS 3LOCK STORAGE ADDRESS AT HEAD OF NW TAIL THIS IS SECTION OF CODE WHICH OBTAINS 3LOCK STORAGE ADDRESS AT HEAD OF NW TAIL THIS IS A SUBPOJINE WHICH HAVDLES TH REGISTERS NG SYSTEM USES THE PREMARY REGISTER SET WITH	FUNCTION. THE IX 440 IY REGISTERS 40ST BE SAVED OF The USED BY OTHER SUBROUTINE THE OFERATING SYSTEM ASSUMES ACKNOW, EDGEMENT MESS NOT COMBINED WITH INFORMATION MESSAGES. OTHER CON- MESSAGES SPECIFIED BY THE LINK TO LINK PROTOCOL PRINCORFORATED INTO THE OPERATING SYSTEM. THE MESSAGES STRUCTURE ASSUMED IS FLAG DESTINATION ADDRESS
---	---

ADDR OBJECT

ADDR OBJECT		STMT	LABEL	OPCD	OPERAND	COMMENT
		8	••	SE	ADER ADDRESS	
	.0	00	••	TE)		
		8		ERRO	R CHES	
		8	••	ER	R CHE	
	.0	8	••	FLI	16	
	,,	98	••			
		87	T1*****	IS SE	STIDN SHEDKS	IF THERE IS A MESSAGE ON THE NET- ****
	,,,	88	: WORK TRANSMIT	PANSM	SMIT DUFUE.	
0EA 2A542		89	NMAN 01	10	HL, (NWT X40)	THE ADDRESS OF HEAD
00ED ED585	521 2	06		10	DE, (NWTXTO)	: DE=ADDP=SS OF TAIL OF NETWORK TX
OF1 A		91		XOR	A	CARRY F.AS EQUA. 7E
0F2 535		26		288	HL, DE	#HL=HEA7-FAIL-CARRY
0F4 C	1	93		d	NZ, DMATXO	NOT ZERO MESSAGE ON QUEUE
		16	H1****	IS SE	STION CHECKS	HERE IS A MESSAGE ON THE NET-
		66	: WORK F.	ECEIVE	JEUE	
0F7 2A501		588	NMANOZ	10	. CNMS	: HL = ADDRESS OF HEAD OF NETWORK
0FA E0583	210 2	9		10	DE, (NWZXTQ)	: DE = ADDRESS OF TAIL OF NETHORK RX
OFE A		9		XOR	A	:CARRY F.13
0FF E05		9		286	HL, DE	: HL = HEAD - FAI
		0		d d	NZ, DNWRXO	IF NOT ZERD MESSAGE ON DUEUE SO JUMP
104 C3EA0	0	01		d o	NMA NO1	REPEAT THE MONITORING
		20	SIHL	IS SE	STION OF CODE	OBTAINS THE MEMORY BLOCK STORAGE
		0 3	: ADDRES	S OF	1ESSAGE AT HE	AD OF NETWORK TRANSMIT DUEUE. A
		40	: CHECK	IS FIG	ST MADE TO S	TEE IF PROJESSOR #1 IS CHANGING THE
		0.5	: OUEUE,	IF S	DA WAIT LOOP	IF NOT, THE BLOCK
	.,	90	:STORAGE	E ADO	RESS IS OBTAI	'NED AND PJT INTO THE RC REGISTERS.
		10	: A CHECK	K IS	1ADE TO DETER	EAD ADDRESS IS AT
	. ,	0.8	SEND OF	THE	DUEUE. IF SO	ALIZED TO START OF
		60	: OUEUE	ADDRES	SS	
107 215		10	DNWTXO	2	HL, NTX JFR	ADDRESS DE NETWORK OUEUE STATUS
0104 0806		11		SET	2,(HL)	10 T
10C CR4		-		BIT	1, (HL)	CHECK I? PROCESSOR #1 WAITING
10E CA1	1	-		d d	Z . NWDFR	JUMP IF PROCESS
111 694	,	-	ONWTX1	PIT	0, (HL)	IF PROCESSOR #1
		-				SSOR #

COMMENT	n	;DISABLE INTERRUPT EQ:NWTXHO	HL=ADDRESS OF HEAD OF	PUT LOW DRIER BYTE OF ADDRESS AT		PUT HIGH DEDER BYTE OF ADDRESS AT HEAD	: OUEUE INTO REG 3	*HL=NEW 4EAD OF DUEUE ADDRESS	SS	THE CURRENT LOCATION-END OUEUE-CARRY	THE ADD 3 SURRENT TAIL OF QUEUE	:IF SUBTRACTION VESATIVE JUMP	THE - ADDRESS OF START OF DUEUE	STORE VALJE OF 4L INTO TAIL ADDRESS	SANDRESS OF NETHORY QUEUE STATUS WORD	SET STATUS WORD TO PROCESSOR #2	: NOT WAITING OR JSING	: ENABLE INTERRUPT	THE MESSAGE WHOS	EAD OF NETWORK TX	USED TO FRANSMIT THE MESSAGE.	MESSAGE IS STORED IN THE	OWING SEDJENSE	LENGTH		INATION ANDRESS	ADDRESS	ORD IN MESSAGE	#8C=ADDRESS OF SECOND WORD	IN MEMORY 3LOCK	ON ADDRESS	STORE THE DESTINATION ADDRESS	IN FIRST WORD OF MEMORY BLOCK
OPCO OPERAND	JP NZ, DYWTX1 SET 0, (HL)	SUPHO NWTXSO,NWTXED	HL, CNHTX	LD C,(HL)		Ŧ	(H)	HL	H.	HL, DE	H	M.3_0001	HL, NWTXS	(CHXTWN)	LO HL, NTX3F3	RES 0,(HL)	PES 2.(HL)	EI	IS SECTION OF CODE	STORAGE ADDRESS WA	OUTINE (NWIXSR) IS	SECTION ASSUMES THE	I BLOCK IN THE FOLL	START OF BLOCK MESSAGE	+1-9LAVK	+2-DESTINA	+3-SENJER	+4-FIRST W	36	_	LD A, (8C)	_	LD (8C), A
LABEL	NWOFR			•	:	+	+		+	+	+	+	+	+8_0001					1++++6	: 3LOCK	SUBI	:THIS	: MEMOR	:START	••		••	••					
STMT	316	44	-	-	-	-	-	-	-	-	-	-	-	-	2	21	22	23	54	25	25	27	28	62	30	m	m	M	M	M	MI	M	2
OBJEST	C 21101 C 9C6	L	2	4		2	t	23	E 2	L	u	FA2A0	21582	225	21532	088	683	L											0	0	DA O	0	0
ADDR	0113	11	11	11		11	11	011F	12	12	12	12	12	12	12	13	13	13											13	13	0137	13	13

COMMENT	339 LD HL,MSSID ;HL=ADD JF LINK MSS ID WORD 340 INC (HL) ;INCKEMENT LINK MSG ID WORD 341 LD A,(HL) ;A=LINK MSS ID WORD	STORE THE LINK MSS ID WORD IN THE SECOND WORD OF MEMORY	BOHMMORY BLOCK STOPAGE ADDRESS OF MESSAGE TO BE TRANSMITTED	TRANSMIT MESSASE	OUT THE JUST TRANSMITTED M	TRANSMITTED QUEDE. A CHECK I IEAD ADDRESS IS AT THE END OF	NITIALIZED TO START OF DU	19 LUIXIN	TO TAKE OF CAC MOTITION TO THE OF	MEMORY 3_03K AT TAIL OF QUEUE	PJT HIGH DROER BYTE OF	MEMORY 3LOOK AT TAIL OF	HL=NEW TAIL	AT WIN	JORESS OF END OF QUEUE	JEREYT LOCATION-END	DD DF SURRENT TAIL	JETRACTION VESATIV	JORESS OF START OF	VALUE OF HE INTO TAIL ADDR	THE VETWORK MESSAGE TIMER.*	AN INT	RESELVED WITHIN A USER		01018 :RESET THE ZBO CF3	핔	11118	1	50 LD A,10110111B ;RESET THE 280-CTC
OPERAND	HL, MS3 (HL) A, (HL)	9C (93),4	80 80	NWTXS	O NOIT	RMINE	F SO I		(H)		Ή	(HL),B	Ŧ	٦	DE, LOT	HL, DE	Ŧ	M . A _ 00	HL, LOT	(LOTXT)	CNOIL	S USED	TTED 4	ME PER	A,0011	(2500)	A,1111	(2500)	A,1011
OPCD	INC	INC	DEC	CALL	HIS SEC	E END C	UEUE. I	2004	2 -	3	INC	2	INC	PUSH	07	SBC	FOP	g.	2	L 0	HIS SEC	TIMER 1	TRANSMI	FIED TI	2	001	2	200	2
LABEL					L * * * * * *	: AT TH	THE O	NAMNIA		. :		+	+	+	+	+	+	+		+A_0002	1++++	SIHL	:0F A	:SPECI	NMAN18				
STMT	339 340 341	342	344	346	247	349	350	166	100	351	351	351	351		m														
OBJECT	210610 34 7E	03	0.8	C0C502					71		23	7.0	23	2	115221	052	-	ASAO	14F	2402					w	M	W	D3FA	w
ADDR	013A 013D 013E	13	17.	17			;	± :	0110	4	14	14	14	14	014E	15	15	15	15	15					15	15	16	0163	16

	CHANNEL 3 LIMER	3+1 +	FUNCTION	IR OF NW RECEIVE QUEUE	102Y BLOCK STORAGE *****	IE NETWORK RECEIVE QUEUE	HEAD ADDRESS OF QUEUE	REINITIALIZED TO START	HE MESSAGE STORED	SEGUENCE							(TO) THE ADDRESS OF HEAD OF DUEUE	BYTE OF ADDRESS AT	INTO REG C	SATE OF ADDRESS AT HEAD	m	DUEUF ADDRESS	3" JUEUE ADDRESS	MATION-END QUEUE-CARRY	REAT TATE OF QUEUE	A VEGATIVE JUMP	START OF QUEUE	HE INTO TAIL ADDRESS	ISTER EDUAL	9LOCK ANDRESS	IF YESSAGE	FESET WOULD DEPEND	ON MESSAGE STRUGIJRE. IN THIS	O BE FIRST WORD	
COMMENT	CHANNEL 3 LIME	18 :ASSOCIATED WIT	*MESSAGE LIVER	STINGE OF PAUL:	ODE OBTAINS FIE MEM	E AT THE HEAD OF TH	TO DETERMINE IF THE	THE END OF THE QUEUE. IF SO IT IS A	S SECTION ASSUMES T	S IN THE FOLLOWING	-MESSAGE LENGTH	INATION ADDRESS	CONTROL MESSAGE ID	ER ADDRESS	+4-FIRST WORD IN HESSAGE	NWRXS3, NWRXEG, NWRXT7	0) : HL = A002555 3F	PUT LOW DRIER	HEAD OF QUEUE	PJT HIGH ORDER	: OUEUE INTO REG	THENEW HEAD OF	SAVE NEA HEAD	*HL = CURRENT LOC	: HL = ADD 3- 3URK	SUBTRACTION	: HL = ADDPESS OF	HL STORE VALUE OF	SET THE IX REG	TO THE 4543RY	A=TO ADRESS 0	NOTE THIS O	ON MESSAGE STR	CASE ASSUMED T	IN MESSASE
UPCD OPERAND	OUT (2519), A	A,1111111	OUT (2517), A	JP NMANDS	SECTION OF S	OF THE MESSAG	IS ALSO MADE	JE END JF THE	ADDRESS. THI	MEMORY BLOCK I	OF BLOCK -MESS	+1-PEST	+2-LI NK	+3-SEND	+4-FIRS	SUBHO NWEXSD, NI	HL, (NW?)	LO C.(HL)		INC HL	LD 8,(HL)	H.	H	S30 HL, DE	٦	M.B_000	HL, NWRX	LD (NWRXTQ), HL	PUSH BC	XI	LD A, (IX+1)				
LAREL					SIHL****	••	*A CHECK		: 0F	ZH:	STA:		••		••	DNWRXQ	•	•	:	•	+	+	•	+	•	•	•	+R_0003	Z				••	•	••
STMT	361	362	363	364	365	366	367	368	369	37 0	37.1	372	373	374	375	376	375	376	376	376	376	376	376	376	376	376	376	376	377	378	379	380	381	382	383
ORJECT	0359	3EFF	0359	C3F700													245210	46		23	94	23	E5	E052	£1	FA8101	215410	225210	CS	00E1	DD7E01				
ADDR	167	0169	169	160												0170	0170	0173		0174	0175	0176	0177	0178	017A	0178	017E	0131	0184	0135	0187				

COMMENT	*COMPAPE IT TO VETWORK INTERFACE ADDRESNOTE VETWORK ADDRESS OF INTERFACE WOULD BE DEPENDENT UPON NETWORK. IN THIS CASE ASSUMED TO BE 1280	:IF ZERO 14/E CONTOL MESSAGE SO JUMP CODE DETERMITES IF THE MESSAGE ***** CAL PERIPHERA. THIS IS DONE THROUGH TE NETWORK ANDRESS TABLE	:ADD NUMBER OF ENTRIES IN TABLE :NUMBER OF ENTRIES IN THE NETWORK TABLE :HL=ADDRESS OF NETWORK ADDRESS TABLE	COMPARE TO ADDRESS OF MESSAGE TO FIRST IN THE TABLE ADDRESS MATCH SO HIMP		*IF ZERO TO ADDRESS DOES NOT MATCH ANY NETWORK ADDRESS TABLE SO JUMP	REPEAT THE LOOP IS ENTERED IF THE PERIPHERAL. THE PUT ON THE LOCALE IS CONSTRUCTED	*LEDESTINATION ADDRESS *ALINK CONTROL MESSAGE ID *SAVE MESSAGE IDENTIFICATION	:A=DESTIVATION ADDRESS :OVERWRITE MESSAGE ID WORD :AND REDUCE MESSAGE LENGTH BY ONE	#PUT MESSAGE ON LOCAL TRANSMIT QUEUE #GET FREE STORAGE BLOCK #SAVE NEW BLOCK STORAGE ADDRESS #A=NUMBER OF WORDS IN ACK MESSAGENOTE THIS NUMBER WOULD BE SET
LABEL OPCD OPERAND	CP 1280	JP Z,CONYSG :****THIS SECTION OF CODE :IS ADERESSED TO A LOCAL :A LINFAR SEARCH OF THE N	D E.(HL) D HL.NWADT	(HL)	C E	7,NOT471	INC HL JP NWSCA1 ****THIS SECTION OF SODE *WAS ADDRESSED TO A LOCAL *BLOCK STORAGE ADDRESS IS *AN ACKNOWLEDGFMENT MESSAG	_	LD A.L LD (IX+2),A DFC (IX+0)	ALOTXON ALNMEN BC A.030
STMT	3 3 3 3 3 4 3 3 4 4 3 4 4 4 4 4 4 4 4 4	383 390 391	394	395	393	400	1000 1000 1000 1000 1000 1000 1000 100	403	411	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
ADDR OBJECT	018A FE80	018C CAD301	18F 214920 192 5E 193 214720	96 BE	197 CAA201	98 5	19E 23	A2 6	A 2 A 2 A 2 A 2 A 3 A 3 A 3 A 3 A 3 A 3	14E C04003 1P1 C0EE02 194 C5 185 3E03
A	0	6	606	0 0	50	0 0	6 6	000	000	6666

OPERAND COMMENT	BY LINK PROTOCOL IN USE. IN THIS CASE ASSUMED TO 9E 3	(BC), A :80=MESSA3E LENSTH OF 3	BC : BC=NEXT ADDRESS OF MESSAGE	129	A STORE THE ADDRESS			(90), A STORE LOCAL INTERFACE I/O ADDRESS			DANMEN RETURN THE ACK MESSAGE MEMORY ADDRESS	NMAND1 : JUMP TO MONITOR NETWORK TX QUEUE	TION OF CODE IS ENTERED IF THE MESSAGE WAS *****	PERIPHERA. T	T FOR A MESSAGE ON THE	PUT DU THAT QUEUE.	(IX+2), A :OVERWRITE MESSASE ID WORD	WHIXON : PUT MESSAGE ON VETWORK TRANSMIT QUEUE	MAANOI : JUMP TO YOUITOR NETWORK IX QUEUE	TION IS EXECUTED IF THE RECEIVED MESSAGE *****	E ACKNOWLEDGEMENT. THE MESSAGE BEING	IS COMPARE WITH THE MESSAGE IDENTIFICATION	SE ON THE ALREADY TRANSMITTED SUEUE	CONMSG FUSH 9C : 3C=MEMORY 3LOCK ADD OF FECEIVED MSG	NATX53, NATXEO, NATXHO	L, (NATXHO) :HL=ADDPESS OF HEAD OF DUEUE	PUT LOW JRJER BYTE OF A	HEAD OF DUEUE INTO FEG	10 E	8, (HL) : OUEUE INTO REG 3	SHL=NEW 4EAD OF	COURCE DISTILL TO CARL LINES.
OPCD		10	INC	2	S	INC	2	07	POP	CALL	CALL	a۲	THIS SE	NDRESS	RUCTURE	TIY OUEUE AND PUT 34	07 1	CALL	g,	THIS SE	MESSA!	DWLEDGE	HE MESS	FUSH :	OHUGIS 1	LD	2		INC	20	INC	HVIIG
LABEL			•										****	TON:	:REST	STX OL	NOTHT1			****	. WAS	: ACKNO	:0F TH	CONMS	CONMG1	+	+	:+	+	+	+	-
STMT	419	421	423	454	425	426	427	428	429	430	431	432	433	434	735	435	437	438	439	044	441	2 + 4	277	444	544	445	445	445	445	445	445	477
ADDR OBJECT		0.5	03	3E81	0.5	03	3E80	0.2	01	000502	COSE03	CSEADO					207700	CD7D03	CSEADO					65		2A0A10	4E		23	949	23	22
ADDR		0197	138	189	159	0190	190	18F	100	101	104	107						0100							0104	0104					010A	

01F2

210E10

FAES 01

010E 010F

ADDR ORJECT

220A10

01E2 01E5 01E8

E0590310 240A10

> 01F9 O1FD OIFE

01F6

COZE03

0204

CSEADO

0207

020401

0200

0203

E052

COSEO3

0209 DZOE

020A

9300

0210

CD2E03

0211 0216 0218

3E35 D3FA 3EFF D3FA 3E87 03F9

0214

021A 021C 021E

007003

01F3

CADADZ

009E02

01E9 01EA 01ER

## SPECIAL TYST. SPECIAL TYST. SPECIAL TYST.																	_				_													
512 : 513 :TO USE THIS ROUTINE, THE 514 :BY FLAGS(01111110) 515 SXA01 EX AF, AF : SAVE 516 COUT (2540), A 518 : 520 BIT 7.4 521 SZ BEZ 524 IN A, (2540) 527 BIT 7.4 528 SZ BOP AF 529 SZ BOP AF 530 CALL NTXSR1 531 : POP AF 534 SZ BIT C, A 535 SZ BIT C, A 535 SZ BIT C, A 536 SZ BIT C, A 537 SZ BIT C, A 538 NSA01 POP AF 538 NSA02 EXX 539 BIT 6, A 540 SZ BIT C, A 544 LD (BC), A 545 SZ BIT C, A 545 SZ BIT C, A 546 BIT C, A 546 BIT C, A 546 BIT C, A 547 BIT C, A 548 BIT C 660	DHMENT	AJST BE	PROGRAM A REGISTER AND	4	E2 1	OST ADDRESS OF	JOULD RE USER SPECIFIED	A-CONTENTS OF REGISTER 1	CHECK I' END OF MESSAGE	TE ZERO NORD ERROR SO JUMP	SAVE RESELVED MESSAGE'S STATUS	READ PORT A REGISTER D. NOTE REGISTER	ANDRESS NOT REDJIRED SINCE	REGISTER ADDRESS RESET TO 0	AFTER READ FROM REGISTER 1	CHECK IF TRANSMIT IS ENABLED	LE SO	SALL ROJINE TO SOMPLETE TRANSMISSION	DF THE MESSAGE	RESTORE REDFIVED MESSAGE STATUS	NCE MSG	NEW VALID RETURN ADDRESS	PUT NEW RETURN ADDRESS ON STACK	JUMP OVER VEXT PART	TUS	IN REGISTER	WAS ERROR	IF ZERO MESSAGE ERROR SO JUMP		7		ENGTH 4320 ADDRESS	NWRXTO	
512 : 10 USE THIS 514 : 197 LABEL OPCD 515 514 : 197 FLAGS(1112 515 515 515 515 515 515 515 515 515		S E, THE	:SAVE		••		•						-		•				J					12		••						4 (08)		
STMT	OPCD	THIS	EX	9	DOL						PUSH	NI						-		d0d	POP	10	PUSH	٩	POP	EXX	BIT				20	2	ADDIO	
8	LABEL	TO USE	SXA01			••	••							••	••				••						NSA 01	NSAGS								
0227 08 0228 3E01 0228 3E01 0228 3E01 0228 037F 0230 047602 0233 75 0233 75 0234 037F 0235 047702 0235 047702 0237 01 0247 71 0246 03 0249 03	STMT	512	515	516	517	518	519	520	521	525	523	524	525	526	527	528	529	530	531	533	533	534	535	538	537	538	539	240	541	245	543	244	545	
00 00 00 00 00 00 00 00 00 00 00 00 00	OBJECT		0.8	3501	D3FE			DAFE	C97F		F5	DAFE				2357	C44702	COE602		F1	£1	21ED02	E5	C34802	F1	60	C977	CASCUZ	10	10	7.8	0.2		
	ADDR		227	228	22A			225	22E	230	233	234				236	238	238		2 3E	23F	5+0	2+3	544	247	248	548	543	345	24F	250	251	252	

													A																					
	ų.						IRRY				ESS				00								*****	, *****	*****	TINE			IORY					
COMMENT	PUT LOW DRIER BYTE OF THE MESSAGE MEMORY 3,03K AT TAIL OF QUEUE	PUT HIGH DROER BYTE OF THE MESSAGE	*MEMORY 3_00K AT TAIL OF QUEUE	*HL=NEW TAIL OF DUEUE	SAVE NEW TAIL OF QUEUE ADDRESS	:DE=ADDRESS OF FND OF QUEUE	#HL=CURRENT LOCATION-END QUEUE-CARRY	*HL=ADD 3" SURRENT TAIL OF QUEUE	:IF SUBTRACTION VESATIVE JUMP	*HL=ADD?ESS OF START OF OUEUE	STORE VALUE OF HL INTO TAIL ADDR	SET NEW MEMORY BLOCK ADDRESS	#HL=MEMORY 3LOCK STORAGE	STAPT ADDRESS	FIRST AVAILABLE 3LOCK STORAGE ADD	:E=MESSA3E _ENGT4 = 2	RESET GRO SHECKER	SAND ERED? LATCH	*REGISTER SET	ORE REG A	SENABLE TNTERRUPTS	RETURN FROM INTERPUPT	经存款的 医二甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基	**** SU32011INE NETW32K RECEIVE * *********	安安安全 化二甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基	TS A TYPICAL INTERRUPT SERVICE ROU	MESSAGE. THIS ROUTINE ASSUMES THE	*ALTERNATE REGISTER SET IS DEDICATED TO THE NETWORK MESSAGE	GISTERS ARE USED AS FOLLOWS: BC=MEM	ESS, HL-CJRRENT STORAGE ADDRESS, E	REGISTER	THE A RES	SAVE RESISTERS 93, HL, DE	DEDICATED VETWORK REGISTER SET
OPCO OPERAND	(HL),3	£	(HL),9	¥	H	DE, NWRXER	HL, DE	Ŧ	M.A_0005	HL, NWRX SO	(NWRXT2), HL	ALNMEN	4,9	0.1	士	E • 0	A,01110000B	(2540), A		AF, AF' : RESTORE REG A			****	*** 5038011	*****	TINE REPRESENT	OF A NETWORK	EGISTER SET I	CTION. THE RE	GE START ADDP	GTH A = INPUT	AF, AF . SAVE		RESTORES THE DI
OPCO	2	INC	2	INC	PUSH	0	SBC	POP	٩	2	07	CALL	2	2	INC	07	0	100	FXX	EX	EI	RETI	***	*	***	JRROU	CEIPT	ATE R	E FUN	STORA	E LEN	EX	EXX	20
LABEL	.:	+	+		+	+	+		•	+	0	NSA03	×E							WDERK1			****	*****	****	SIHI:	FOR RE	: ALTERN	:RECEIV	: BLOCK	:MESSAG	RXA G1		THIS AL
STMT	545	543	245	242	545	543	543	548	245	545	545	246	247	548	649	550	551	555	553	554	555	556	557	558	559	560	561	295	563	199	565	999	267	568.
OBJECT OF	5 71								FAS	215		CDE																				90	0	
ADDR	0255	0256	0257	0258	0259	0254	0250	025F	0250	0263	0266	0269	0260	0260	026E	026F	0271	0273	0275	0276	0277	0278										027A	27	
													2	24	5																			

	*INPUT THE NETWORK MESSAGE WORDNOTE I/O PORT ADDRESS OF SIO	VETWORK WORD	LARGE AUDRESS THE MESSAGE LENGTH		E INTERRUPTED PROGRAM REGIST	ERRUPIS	4 INTERRUPT	AER ***	***	INTERRUPT SERVICE ROUTINE		L	ESSA	ERA	NETWORK TRANSMIT QUEUE.	IS ON THE ALREADY TRANS-	M RESISTERS ARE SAVED	HE ALTERNATE REGISTER	IVE FUNDTION.	RUPTED	ISTER			ERRUPT		×		_	QUEUE EMPTY		DF 4EAD OF QUEUE
OPERAND COMMENT	*(2520) :INPUT T4E V NOTE I/O J5 J5 J5	A. (T LANGREMENT	AF. RESTORE THE A RE	*RESTORE IME	FNABLE IVIE			化外面化涂的涂料 经存货 经存货 医水子 化水块	REPRESENTS A TYPISAL	MESSAGE TIMEDUT INFERA	INTERRUPT AFTER A JSER	RMALLY ACTIVATED UPDA	FIED TIME HAS ELASPED	SASE TO PE PUT ON 14E	TO INSURE A MESSAGE I	HE INTERRUPTED PROSEA	H INSTRUCTION SINGE TH	D 13 THE NETWORK RESEL	F	253	:SET	••	SENABLE INTE	:HL=HEAJ JF	: DE=TAIL OF	*A=0	. HL=HEAD -	E11 :JUMP IF	XEO, NATXHO	HL, (NATXHO) THE = ADDRESS
LABEL OPCD OPE	IN A.C		INC H		EXX	FI	I LEd	*****	****	*THIS SUBROUTINE	FOR HANDLING A MESSAGE TIMES	TO GENERATE AN	THE TIMER IS NO	: AFTER THE SPECI	CAUSING THE MES	:A CHECK IS MADE T	:MITTED OUEUE. I	THROUGH THE PUS	:SET IS DEDICATE	TIMED1 PUSH AF	PUSH BC	PUSH HL	SH				XOR A	I	1	3H0	+ LD HL,
STMT	569 570 571	572	574	575	576	211	573	580	581	585	583	584	585	586	587	583	583	290	591	565	563	166	565	286	265	598	665	600	601	602	209
OBJECT	D9FC		10			æ	E040													F5	65	E5	05	F.9	AOA	0580	L	E052	A B		240A10
ADDR	0270	27	0275	2 8	28	28	28													28	28	28	28	29	28	20	53	58	0295	50	29

COMMENT	PUT LOW DRUER BYTE OF ADDRESS AT HEAD OF DUFUE INTO REG S	4 DROER BYTE OF	; QUEUE INTO REG 3	*HL=NEW 4E43 OF QUEUF ADDRESS	SAVE NEW HEAD OF QUEUE ADDRESS	*HL=CURRENT LOCATION-END QUEUE-CARRY	*HL=ADD 3" SURRENT TAIL OF QUEUE	TIF SUBTRACTION NEGATIVE JUMP	THL=ADDRESS OF START OF QUEUE	SS	DORESS AT EN	*RESET 145 780 CT3	CHANNEL 2			*RESET THE 780-CTS	IMER	7	*MESSAGE ILYER FUNCTION	THE	:INTERRUPTED	: PROGRAM	*REGISTER SET	RETURN FROM INTERRUPT	医格勒特氏试验检检验检检检检验检验检验检验检验检验检验检验检验检验检验检验检验检验检验检	SUBROUTINE NETWORK TRANSMIT ***********	· 医拉拉拉斯氏 经基金证券 医克格氏性 医克洛氏性 医克洛氏性 医克洛氏性 医克格氏性 医克洛氏性 医内内性 医骨 计算机 计记录记录 医多种性 医多种性 医多种性 医多种性 医多种性 医多种性 医多种性 医多种性	TS A TYPICAL SERVICE FOUTINE FOR	K MESSAGE, THE SERVICE ROUTINE IS	THE Z804-SID TO TRANSMIT THE MESSAGE.	UTINE INITIALIZES THE TRANSMIT	PORT OF THE SIO. AFTER THE SIO IS INITIALIZES A LOOP IS ENTER		SAVE THE MEMORY BLOCK STORAGE ADDRESS
OPCD OPERAND	C, (HL)	HL	(HL)		HL	HL, DE	H۲		~), HL	NWTXDK	A,001101918	(2500), A	A,11111111B	(2500), A	A,10110111B	(2510), A	A,11111111B	(2510), A	90	H.	90	AF		*******	*** SU3ROU	大量 安安县 安山安 安安安安日	THE REPRESEN	V OF A NETWOR	JUNCTION WITH	ART OF THE RO	SIO. AFTER T	IT THE MESSA	96
OPCD	67	INC	10	INC	PUSH	SAC	POP	٥٦	10	07	CALL	07	DUT	2	TUO	LD	CUI	07	TUO	FOP	P0P	POP	POP	RETI	****	****	****	UEROUT	ISSION	NOO N	RST PA	F THE	TRANS	PUSH
LAREL			+	+	+	+	+	+		44_0006										TIME11					马者行势处于	****	****	SIHI:	*TRANSH	:USED I	THE FI	PORT O	*MHICH	NWIXOR
STMT	602	602	602	602	602	602	602	602	602	209	603	409	609	606	607	609	609	610	611	612	613	614	615	616	617	618	619	620	621	622	623	624	629	929
OBJECT	# E	2	4	2	ш	u	W	FAA90	210E1	220	00700	3E3	0	35F	03F	3E8	D3F	3EF	03F	0	ш	O	L	W									•	62
ADDR	0298	29	29	29	29	2 A	2 A	0243	2 A	SA	24	2	28	23	23	28	29	23	50	23	20	25	20	20									-	0202
													2	47	7																			

COMMENT	L-THE MEMOR	STORAGE 1002ESS	CK STORAGE LENGT	F START OF MESSAG	DORESS OF PORT A S	SS IS USER SPECIF	TRANSMIT	~	DHHO	REGISTER ADDRESS TO 5	A TRAN	RATOR	OR) OF MESSAG	UTPUT THE	SET PORT & COMMAND	RESS	READ PORT & SID STATUS REGISTER	TX 3UFFER		\$A=NEXT 4030	CSOW TXEN TUGTUO:	IF B NOT EDUAL TO ZERO REPEAT THE LOOP	: BC = MEMORY 3LOCK ADDRESS OF MSG JUST TX	RETURN TO SALLING PROGRAM	建铁水石矿物 计计算 医医疗 医斯克特氏 医克洛氏病 计专业 计存储器 医电影 医电影 医克洛氏病 计多数 计记录器 医克格特氏病	ALLOCATE MEMORY WETWORK************	按按原始存储存储存储 经有效 医阿拉氏性 医克拉氏性 医阿拉斯氏性 医克勒氏性 医克勒氏病	S A BLOCK OF MEMORY FOR MESSAGE	(LOMNIB) IS USED TO DETERMINE	LE. THIS YEMORY TABLE CONTAINS	UNALLOCATED MEMDRY PLOCKS. A	MADE TO DETERMINE IF A MEMORY BLOCK IS AVAIL-	TINE CHIESE A MATT COO (ALCONN)
D OPERAND	L+0	н,3	. B, (HL)	¥	0,2520		A,1000000008	(254D), A	A,000001108	(2540), A	A,111611118	(254D), A	A , (HL)		A,00	(2540), A	A, (2540)	2 . A	Z,NWTX01	A, (HL)	H		30		化月子状位子 山水原水水的安安	3 NILOCa60S************	**********	UTINE ALLOSATES	MEMORY TABLE	AGE IS AVATLARI	ADDRESS OF ALL	ADE TO DETERMIN	TILE CITABOLL
OPCD	07	2	2	INC	07		10	OUT	10	OUT	10	OUT	07	DUT	10	OUT	NH	PIT	d D	07		d D	POP	RET	安安安安	***	****	UBRO	, E . A	STOR	APT	ISM	1
LAREL						•-											NWTX01			NTXSR1				NTXSR2	***	***	***	SIHI:	:STORA	SAHERE.	THE ST	CHECK IS MADE TO	
STMT	2	2	2	M	M	3	3	3	3	3	3	3	M	4	4	4	4	t	t	4	4	1	.1	650	5	2	W.	5	5	S	S	2	
ORJECT			94				E8	34	0	DSFE	EI LLI	3F	w	DA	E O	35	35	457	AD		DA	2											
ADDR	20	202	0208	20	20		20	20	20	0202	20	20	20	20	20	20	20	2	25	2E	25	25	SE	2E									

	ADD	R WORD WORD	¥ 0	RR ¥		
	BLOCK	POINTER STATUS W	STATUS	RUPIS MORY BLOCK ENTRY-CARRY ERRUPIS	RY *** ODRESS TEMORY BG MEMORY	CALL-
	MEMORY	TORED PC TABLE ST PROCESSO	JGRAM TABLE ROCESSO	:ENABLE ANY DISABLED INTERRUPTS :TABLE ADD DF NEXT FRFE MEMORY BLOCK :HL=CURRENT LOCATION-LAST ENTRY-CARRY :IF NEGATIVE REPEAT LOOP :REENABLE THE DISABLED INTERRUPTS :JUMP IN STARI OF SUBROUTINE	F MEMORY A MEMORY MEMORY BLOCK ADDRESS AINS THE START ADDRESS ADDRESS OF THE MEMORY MUST BE IN THE BC ETERMINE IF THE MEMORE P IS ENTERED	BLO THE
	FREE	RESS STORENSEY TA	TAG PP(SALED SALE SALE SALE SALE SALE SALE SALE SALE	4 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	REE MEMORY FERS FROM BC, 4L, DE.
	TE 0F	ADDRE S WORD	S S S S S S S S S S S S S S S S S S S	TART	# # # # # # # # # # # # # # # # # # #	ST IN
ENT	=HIGH 3KT	*NEW TAR_E *LOCATION *SET STATU	URN TO ADDPES STATJ	BLE AND LE AND CURREN NEGATI NABLE P TO S	ATE MEMERY N A BLOSK OF M TURN THE MEM ABLE SONTAIN CKS. THE ADD ORY TABLE MU ECKS TO DETE WAIT OP I	OF MEXT RS ANY REGISTER
COMMENT	#=8=H	S S S S S S S S S S S S S S S S S S S	RETURN HL=ADDF SET STA	TANA HALABA LANA LANA LANA LANA LANA LANA LANA	ALLOCA ATES A TO RET ORY TA BLOC E MEYO NE CHE NSO A	STATUS DRESS EGISTE SAVE USES
9		71), HL		100 T	10 10 10 10 10 10 10 10 10 10 10 10 10 1	SAGE AD
OPERAND	H. 9,(HL)	(MNT3PT), HL, MNT3FR 0,(HL)	2, (HL) HL 0, (HL) 2, (HL)	HL, GW HL, BC M, ALN, ALN,	**************************************	VIDES USRY TAR
OPCO	LD	RES S	A A A A A A A A A A A A A A A A A A A	SBC UP UP	SUBROUTIS TABI	T PROUT
LABEL			ALNGON	1	**************************************	MNTBF MNTBF THE SU
STMT		000	0000	004444	7116 7116 7116 7116 7119 7121	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
OBJECT			99 99 99	FR 2A411F ED42 FA2203 F3 C3EE02		

030E

ADDR	ODR OBJECT	STMT	LABEL	0000	OPERAND	CAND	COMMENT	L'N					
		m	SINCE		SUBS		2	8	SESSOR #1	INTO A			
		733	BFFORF	H C	E CALLING	HE SUBROUT	NE SHOUL	0	ARLE INT	NT ERP.	SIG		
S	1,4	(A)	DANMEN		HL,	358	0	C NOIL	CHEM 3	RAT YS	Y TARLE STATUS	TUS 1	40RD
1331	6906	1		SET	2,(1		:STAT	SCH SO	0 TO P	ROCESS	08 #2	WAIT	SNI
3	84	3		BIT	1,(1		: CHEC	K I: P	ROCESS	02 #1	WAITIN	٥	
33	34	3	DANMEZ	PIT	0.0		SCHEC.	K II P	30CESS:	02 #1	USING		
33	23	3		d d	NZ,	2	. JUMP	CC JI	0 C E S 2 0 :	8 #1 U	SING		
3	36	J	DANME1	SET	0 , (HL		: SET	STATIS	MORD	CJ PPO	CESSOR	\ #1 (SING
33	28	4		DEC	H		: HIGH	DRDER	BYTE	DF THE	MEMOR	3Y 9L(CK
3	7.0	4		2	(H)	. 3	: ADDR	ESS IN	TO THE	YEMOD	Y TABL	w.	
3	29	4		DEC	H		· LOW	ORDER	BYTE DI	HE L	MEMORY	1 BLO	X
3	71	4		10	(H)		: ADDR	ESS IN	TO THE	MEMOR	Y TABL	щ	
.1	22411F	4		10	TOE TAM)	, HL	NEW	TA3.E	ADD ST	DRED I	N POIN	ITER 1	JORD
4	69	4		2	L,0		1:10	W 023E	2 BYTE	JF ME	MORY E	SLOCK	ADD
4	60	4		2	H,3		IH=H:	GH 327	ER BYTE	N HO E	EMORY	BLOCK	C ADD
4	14	4		07	HL, MNT	3 F R	*LOCA	TION 0	CH3M =	RY TAS	LE STA	ATUS 1	JORD
1	C886	4		RES	0 · (HL)		: SET	STATJS	WORD	LO PRO	CESSOR	2# 2	
4	99	S		PES	2. (HL		TON:	WATTIN	3 OR US	SING			
4	60	N		RET			:RETU	RN LD	CALLIN	3 PPOG	RAM		
		5	****	** * * * *	****	***	****	*****	****	*****	****	****	****
		3	****	****	**Sile	A*********	LOCAL	LOCAL TRAVSMIT	IT OUEUE	JE NET	NETWORK*****	****	****
		50	***	* * * * *	****	****		******	*****		李章本本本本本本本本 " 日 1 年 1 年 1 年 1 年 1 年 1 年 1 年 1 年 1 年 1	****	****
		5	SIHI:	UBROU	TINE	PUT THE		E. STJR	NIO	LAE MF	MORY	BLOCK	
		w	: ONTO	HE LO	CAL 1	REASHIT	OUEU	d	SJLAR	JUEUE			
		5	: (LOTXC) IS USFD	SI (S USED TO	TO STOR	THE	0	RESS OF THE	ME	SE.		
		5	*MEMORY	BLOCK.	K. T	E ADDRE	S OF	HE YES	SAGE 4	HORY	0	MUST	
		R	:8E IN	THE	C REC	TES.	CHE	IS 4L	SO MA.3	0 01	H	LNE	
		W	SIF PROC	ESS	0 #1	NISO	H H	UEUE.	IF SO,	A WAI	_	SI	
		9	: ENT ERE	0									
		9	••				ABELS						
		9	:LOTXOP	-NAME		SUBROUTI	NE						
		9	:LTXQFF	-PROV		JSAGE ST	ATUS OF	LOSAL			OUEUE		
		9	:LOTXEG-ADDRESS	-ADDR		OF LOCAL	LOCAL TRANSMIT E	IT END	DF QUEUE				
		9	: LOTXHG	-ADDR		JE LOCAL	TRANSA	A		JEDE			

COMMENT	SSI	STERS ORY BLOSK MUST BE IN THE BC	S SUBROUTINE	RESS OF LOCAL DUFUE STATUS	1323 TO PR3	F PROCESSOR	P200ESS32 #1	= P20CES334	ROCESSOR #1 USIN	SFT STATJS WORD TO PROCESSOR #1 USING	LOTXTO	S OF 111, OF	PUT LOW JEDER BYTE OF THE MESSAGE	ы	PUT HIGH DRDER BYTE OF THE MESSAGE	MFMORY 3_03K AT TAIL OF QUEUE	HL=NEW TAIL OF SUEUE	SAVE NEW TAIL OF DUEUF ADDRESS	DE=ADDRESS OF END OF MUEUE	HL = CURRENT LOCATION-END QUEUE-CARRY	HL=ADD 3= 3URRENT TAIL OF QUEUE	IF SUBTRACTION VESATIVE JUMP		A	2	*	NOT WAITING OR JSING	RETURN	经实际 化苯酚 化二二二二二二二二二二二二二二二二二二二二二二二二二二二二二二二二二二	****** SUBROUTINE TRANSMIT QUEUE ZETEORX ************************************		SSAGE SIDRED IN 14E MEMORY BLOCK	WJEDE. A CIRCOLAR
OPCD OPERAND C	SS OF LOGAL	S OF THE MESSAGE MEMORY	PRIOR TO CALLING	D HL, LTXDFR	••	1,(HL) ;	Z,LOTXN1 :	••	JP NZ, LOTXNZ	0 . (HL)	ADDIO LOTXSO, LOTXED	HL, (LD	. LD (HL),C		INC HL	(HL),	INC HL	H HL	10	HL, DE	H	M.A_00	LO HL, LOTXS3 :	(LOTXI	HL, LTX	0, (HL)	2. (HL)		· 清清 · 清洁水水 加美罗本本香香香香种外荷用质	**** SUBROUTINE TRANS		SUBROUTINE PUT THE MESSAGE SI	u
T LABEL	7 :LOTXS0-ADDRE 8 :LOTXT0-ADDRE	O : ADDRES	1 :REGISTER	2 LOTXON	3	1	2	6 LOTXN2	7	8 LOTXN1	6	+ 6	+ 6	:+ 6	+ 6	+ 6	+ 6	+ 6	+ 6	+ 6	+ 6	+ 6	+ 6	3 +A_0007	0	1	2	3			+ (SIHIS	
ECT STH'	76			A20 7	6 7	7	503 7	6 7	703 7	6 7										7		203 7	F20 7	020 7	A20 7	7 9	6 7						
ADDR OBJECT				340 214	350 CBD	352 684	354 CA5	357 584	359 658	30	35	35E 244	361		362 2	0363 70	364 2	365 E	366 1	369 ED	368 E	36C FA7	36F 214	372 224	375 214	378 CB8	37A C89	37C C					

LABEL OPCD OPERAND COMMENT	:(NWTXO) IS USED TO STORE THE ADDRESS OF THE MESSAGE'S :MEMORY BLOCK, THE ADDRESS OF THE 45SSAGE MEMORY BLOCK MUST :BE IN THE RC REGISTER, A CHECK IS ALSO MADE TO METERMINE :IF PROCESSOR #1 IS USING THE QUEUE, IF SO, A WAIT LOOP IS	I ABELS - NAME OF SJBROUTINE	:NIXOFE - PROVIDES USEAGE SIATUS OF NETWORK TRANSMIT QUEUE :NWIXEO- ADDRESS OF NETWORK TRANSMIT END OF QUEUE :NWIXHO- ADDRESS OF NETWORK TRANSMIT HEAD OF QUEUE	ADDRESS OF NETWORK TRANSMIT	REGISTERS	F THE MESSAGE MEMORY	*REGISTER PRIOR TO CALLING THIS SUBROUTINE NWTXON LD HL,NTX0FR :ADDRESS OF NETWORK OUEUE STATUS WORD	T 2, (HL) STATUS 4323 TO PROCESSOR #2 WAIT	T 1,(HL) ;CHECK I? PROCESSOR #1 WAITING	JP Z,NWTXN1 :JUMP IF PROCES	T 0,(HL) :CHECK IF PROCESSOR	JP NZ,NWTXNZ :LOOP IF PROCESSOR #1 USING	O CHL)		LD (HL), 3 PUT LOW DADER BYTE OF THE MESSAGE	MEMORY 3_33K AT FAIL OF QUEUE	INC HL :PUT HIGH ORDER BYTE OF THE MESSAGE	(HL),3 :MEMORY 3.03K AT TAIL O	INC. HL : THENEW TAIL OF SUEUE	H HL	DE, NWTXED ; DE	HL, DE : HI	H.	M,A_0008 ;IF	Ĭ
STMT	789 791 792 793	55	5 5 5	00	010	02	03	0	0	0	0	0	-	-	1 -1	4	-	-	-	4	-	-	-	7	4
ADDR OBJECT							370 2	380 0806	382 C94E	384 CA8	387 6846	33	38C C9C		391 71		332 2	393 7	394 2	395 E	396 115	366€		39C F	39F 21582

	SS						****										****		****												***				
COMMENT	STORE VALUE OF 4L INTO TAIL ADDRESS	QUEUE STATU	SET STATUS WORD TO PROCESSOR #2	:NOT WAITING OR JSING			S STORAGE SPACE FOR THE INTERRUPT .										S THE LOCATION OF THE STACK POINTER***		HE ASSEMPLIER TO ALLOCATE THE	OR THE NETADER ALREADY TX QUEUE.	MUST BE THE ACTUAL END OF QUEUE	STORAGE SPACE IS	IBLIER INSTRUCTIONE. STORAGE SRACES	HE POINTERS TO THE HEAD OF THE	EUE.						HE ASSEMBLIER TO ALLOCATE THE .4	842 :STORAGE SPACE REGISTRED FOR THE NETWORK RECEIVE QUEUE.	MUSI BE 14E ACIJAL END OF QUEUE	BLIER INSTRUCTIONE. STORAGE SRACES	
OPERAND	(NWTXTO), HL	HL, NTXDFR	0,(HL)	2, (HL)		40320	COTION DEFINE	•	8	2	2	RX401	SXA01	.0	TIME01	4.8	ECTION DEFINE	8000-15	ECTION USES T	SE REDJIRED F	NEUE ADDRESS	3 NO THIS THE	I THREE ASSEM	.OCATED FOR T	VIL OF THE OU	2	2	49	1	1	ECTION USES T	SE REAJIRED F	DOEDE BODZESS	THREE ASSEM	
OPCD	10	2	RES	RES	RET	JRG	HIS S	TABLE	DEFS	DEFS	DEFS	DEFW	DEFW	DEFS	DEFW	DEFS	HIS STH	DEFW	HIS SI	E SPA	0 OF 1	S . T	TED 8	SO ALI	AND T	DEFS	DEFS	DEFS	DEFS	DEFS	HIS SIH	E SPAC	10 0	TED BY	
LABEL	+A_0008						1 ****	: VECTOR	INVTAN	ISIO1A				ICTC01			L ****	SPLOCN	L *****	:STORAG	NE EN	: A DORES	: ALLOCA	: ARE AL	: OUEUE	NATXHO	NATXTO	NATXSO		NATXED	1 ++++:	STORAG	7 H H H H H H H H H H H H H H H H H H H	: ALLOCA	
STMT	811	812	813	814	815	815	817	818	819	820	821	822	823	824	825	826	827	828	829	830	831	832	833	834	835	836	837	838	839	840	841	845	848	845	
OBJECT	2562	215321	C986	9660	60							7A02	2702		8602			301F																	
ADDR	34	3	3	m	03AC				L	u.	L	OFCC	L	u	u	u		1008								0	C	0	104E	0					
															25																				

							*****					*****																						
COMMENT	R THE POINTERS TO THE HEAD OF THE						A WORD USED FOR THE	THIS BYTE IS JSED TO PROVIDE	N NUMBER FOR EACH NETW			THE PARA SET S VA.	7 POA/CTC PARAMETE																					
OPERAND	OCATED FO	5 2	2	128	1	1	1:10	TE.	ITA		0	SINIBO NCITO	CIS-	+	00	001	7	010	110	0000000	8 011111109	0011100	0000000	1001011	010000	1100010	00000	011111109	0	2490	ICTC01	1000001	001	000011018
0040	LSO ALL	O W	DEFS	DEFS	DEFS	SHIO	SI	3	H	ITTE	DEF	S	7	ш	L	L	H	H	Lil	L	DEFB	L	u	LLI	ш	L	L	L	L	u	W	u.	DEFB	L
LABEL	ARE A	NWPXHO	NWRXTO	NWRXSO		NWRXED	IL****	:IDENTIFI	: MESSA C	*TRANSE	_	-	. HIIH:																	CTC01A				
STMT	845	1 =	4	5	5	5	5	2	C	5	5	5	5	9	9	9	9	9	9	9	2	2	0	~	1	~	~	~	~	~	~	~	~	8
ADDR OBJECT		05	05	1054	00	90					1006 00			007 F	008 8	009 1	DDA C	2 800	3 000	0 000	100E 7E	100 T	0 0 0 0	DET C	0E2 2	0E3 E	0 5 0	7 530	0E6 9	0E8 F8	0 630	9 630	DEC 0	0 030
														2 -	-																			

DOR OBJECT		PCD OPERAND	
0000	000000000000	DEFN 00000013 DEFN 0 ORG 80000 ***** THIS SECTION USES THE ASSEMBLIER TO ALLOCATE THE *STORAGE SPACE REQUIRED FOR THE MEJORY TABLE. *THE END OF TABLE ADDRESS MUST BE THE ACTUAL END 01 TABLE. *ADDRESS. TO DO THIS THE TOTAL QUEJE STORAGE SPACE IS *ALLOCATED BY THREE ASSEMBLIER INSTRUCTIONS. STORAGE SPACES	
	∞ σ σ σ σ	ATED FOR THE POINTER TO THE HEAD OF TH TABLE STATUS WORD. 1280+2	
	coooooo	MATPED DEFS 1 **** THIS SECTION USES THE ASSEMPLIE? TO ALLOCATE AND *DEFINE THE STORAGE SPACE REDUIRED FOR THE NETWORK ADDRESS *TABLE THIS TABLE SONTAINS THE NET40RK ADDRESS OF ALL *PERIPHERALS COUNECTED TO THE UNIVERSAL NETWORK INTERFACE *DEVICE* IN ADDITION THE NUMBER OF ADDRESSES IN THE TABLE *IS STORED AT LOCATION MWIBNU*	
441 02 02	900000000000000000000000000000000000000	ION USES THE A REDJIRED FOR T UE 4DDRESS MUS THIS THE TOTA HREE ASSEMBLIE ATED FOR THE P	
	137	DEFS 1 DEFS 2 DEFS 2 DEFS 2*126+2	

COMMENT			**** THIS SECTION USES THE ASSEMPLIER TO ALLOCATE THE	FOR THE NETADEK TRANSMIT QUEUE.	SS MUST BE FIE ACTUAL END OF QUEUE	TAL QUEJE STORAS	IER INSTRUCTIONS	POINTERS TO THE	QUEUE AND THE QUEUE STATUS WORD.								
OPCD OPERAND	DEFS 1	DEFS 1	IS SECTION USES	SPACE REQUIRED	END OF DUEUE ADDRESS MUST	:ADDRESS. TO DO THIS TH	ED BY THREE ASS	RAPE ALSO ALLOCATED FOR THE	AND TAIL OF THE	DEFS 1	DEFS 2	DEFS 2	DEFS 2*1280+2	DEFS 1	DEFS 1	END	
LABEL		LOTXED	11 ****	:STOKAGE	THE END	: A D D R E S S	: ALLOCAT	PAPE ALS	: GUEUE	NTXOFR	CHXLMN	DEXTEN	NWTXSQ		NWTXEG		
STMT	916	917	918	919	920	921	922	923	+26	925	926	927	928	626	930	931	
ADDR OBJEST																	
ADOR	2151	2152								2153	2154	2156	2158	225A	2259	2250	
																_	

SYMBOL TABLE

2F	52	13	20	10	17	0	F 14	35	2044	CO	00	13	5	2E	0	13	15	15	60	9	23	
111	0	00	13	7	×	10	=	2	LTX3=2	-	C.	NMA 413	0	~	V	0	TXT	TXS	EPTG	0	HH	
031	015	012	010	0 0 A	0.32	000	JFC	035	2040	1 F 4	100	014	024	215	011	105	225	037	008	026	028	
ALNGON	A_0002	8_0001	CONMG1	CTC01	DANMEN	CLOCKE	ISIO1A	LOT XN1	LOTXTO	MNTBPT	NATASS	NMAN19	NSA 01	*HCXLN	NWOFR	NWAXTO	CHXTWN	VCX LMN	REPT01	RXERR1	TIMEDI	
51	2E	34	2 A	10	33	10	FC	04	204F	4	00	10	10	40	40	05	20	38	15	27	22	
NG	Y	00	00	Y	Y	7	1	×	LOTXSO	TBF	IXH	Z	TMT	TAR	ADT	10	-	N.WTXN2	TXT	AO	SXAD1	
TA	25	37	11	1 E	33	11	FD	15	34	40	40	30	18	25	2E	0.5	94	33	200	07	1003	27
MCC	X	00	00	DNM	MNA	NWT	CIC	OIX	LOTXON	NTA	ATX	MAN	MAN	SAO3	or	XaM	3	×	MIXS		00	DER

Vita

Sam Charles Sluzevich was born on 2 October 1946 in DuQuoin, Illinois. He graduated from Benton Consolidated High School in 1964. He attended the University of Southern Illinois and the University of Illinois from which he received a Bachelor of Science degree in Electrical Engineering in January 1969. Following his graduation, he entered the Air Force and received a commission in December 1969. Upon commissioning, he attended the Communication Maintenance Officer School at Keesler AFB, Mississippi. Between September 1970 and June 1973, he was assigned to Headquarters Air Force Communication Service as a communication maintenance staff officer. From there he was assigned as commander, TUSLOG detachment 150, Sahin Tepsi, Turkey. From June 1974 to May 1977 he was assigned to the Headquarters European Communication Area as chief of the wideband system division. He entered the Air Force Institute of Technology in June 1977.

Permanent address: 355 Fourth Street

Belton, Illinois 62812

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM								
1. REPORT NUMBER 2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER								
AFIT/GE/EE/78-41									
4. TITLE (and Subtitle)	5. TYPE OF REPORT & PERIOD COVERED								
PRELIMINARY DESIGN OF A UNIVERSAL	MS Thesis								
NETWORK INTERFACE DEVICE	6. PERFORMING ORG. REPORT NUMBER								
7. AUTHOR(s)	8. CONTRACT OR GRANT NUMBER(4)								
Sam C. Sluzevich, Captain, USAF									
S. PERFORMING ORGANIZATION NAME AND ADDRESS	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS								
Air Force Institute of Technology (AFIT/EN	9								
Wright-Patterson AFB, Ohio 45433									
11. CONTROLLING OFFICE NAME AND ADDRESS	12. REPORT DATE								
Air Force Institute of Technology (AFIT/EN									
Wright-Patterson AFB, Ohio 45433	13. NUMBER OF PAGES								
14. MONITORING AGENCY NAME & ADDRESS(if different from Controlling Office)	15. SECURITY CLASS. (of this report)								
	15a. DECLASSIFICATION/DOWNGRADING								
	SCHEDULE								
16. DISTRIBUTION STATEMENT (of this Report)									
Approved for public release; distribution	unlimited								
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different tro	m Repor()								
18. SUPPLEMENTARY NOTES									
Approved for public release; IAW AFR 190-1	7 .								
J. P. Hipps,	Mador USAF								
Director of I	Information /-/9-79								
19. KEY WORDS (Continue on reverse side if necessary and identity by block number)									
Microprocessor									
Computer communication									
Computer interfaces									
Computer interfaces									
20. ABSTRACT (Continue on reverse side if necessary and identify by block number)									
A design was developed for a small special-purpose digital device which could be used for interfacing general peripheral devices to a communication network. The design was modularized to allow the device to be configured based upon the user's local network requirements. The design consisted of an input card, a network card and a dual processor card. A digital system life cycle									

DD 1 JAN 73 1473 EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

was used to serve as a framework for the design project. Within the life cycle, the following phases were completed: requirement definition, system design, hardware selection and design and software design. A Zilog Z80A-MCB was selected to perform the software functions and MSI circuits were used to perform the hardware functions. The software needed for the dual processor board configuration was written and assembled. The software implemented the packeting technique for message transmission.

UNCLASSIFIED